Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74AC191SC Arkusz danych(PDF) 2 Page - Fairchild Semiconductor

Numer części 74AC191SC
Szczegółowy opis  Up/Down Counter with Preset and Ripple Clock
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FAIRCHILD [Fairchild Semiconductor]
Strona internetowa  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74AC191SC Arkusz danych(HTML) 2 Page - Fairchild Semiconductor

  74AC191SC Datasheet HTML 1Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 2Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 3Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 4Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 5Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 6Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 7Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 8Page - Fairchild Semiconductor 74AC191SC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
www.fairchildsemi.com
2
RC Truth Table
H
= HIGH Voltage Level
L
= LOW Voltage Level
X
= Immaterial
 = LOW-to-HIGH Transition
= Clock Pulse
Note 1: TC is generated internally
Functional Description
The AC191 is a synchronous up/down counter. The AC191
is organized as a 4-bit binary counter. It contains four edge-
triggered flip-flops with internal gating and steering logic to
provide individual preset, count-up and count-down opera-
tions.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number.
When the Parallel Load (PL) input is LOW, information
present on the Parallel Load inputs (P0–P3) is loaded into
the counter and appears on the Q outputs. This operation
overrides the counting functions, as indicated in the Mode
Select Table.
A HIGH signal on the CE input inhibits counting. When CE
is LOW, internal state changes are initiated synchronously
by the LOW-to-HIGH transition of the clock input. The
direction of counting is determined by the U/D input signal,
as indicated in the Mode Select Table. CE and U/D can be
changed with the clock in either state, provided only that
the recommended setup and hold times are observed.
Two types of outputs are provided as overflow/underflow
indicators. The terminal count (TC) output is normally
LOW. It goes HIGH when the circuits reach zero in the
count down mode or 15 in the count up mode. The TC out-
put will then remain HIGH until a state change occurs,
whether by counting or presetting or until U/D is changed.
The TC output should not be used as a clock signal
because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple
Clock (RC) output. The RC output is normally HIGH. When
CE is LOW and TC is HIGH, RC output will go LOW when
the clock next goes LOW and will stay LOW until the clock
goes HIGH again. This feature simplifies the design of mul-
tistage counters, as indicated in Figure 1 and Figure 2. In
Figure 1, each RC output is used as the clock input for the
next higher stage. This configuration is particularly advan-
tageous when the clock source has a limited drive capabil-
ity, since it drives only the first stage. To prevent counting in
all stages it is only necessary to inhibit the first stage, since
a HIGH signal on CE inhibits the RC output pulse, as indi-
cated in the RC Truth Table. A disadvantage of this config-
uration, in some applications, is the timing skew between
state changes in the first and last stages. This represents
the cumulative delay of the clock as it ripples through the
preceding stages.
A method of causing state changes to occur simulta-
neously in all stages is shown in Figure 2. All clock inputs
are driven in parallel and the RC outputs propagate the
carry/borrow signals in ripple fashion. In this configuration
the LOW state duration of the clock must be long enough to
allow the negative-going edge of the carry/borrow signal to
ripple through to the last stage before the clock goes HIGH.
There is no such restriction on the HIGH state duration of
the clock, since the RC output of any device goes HIGH
shortly after its CP input goes HIGH.
The configuration shown in Figure 3 avoids ripple delays
and their associated restrictions. The CE input for a given
stage is formed by combining the TC signals from all the
preceding stages. Note that in order to inhibit counting an
enable signal must be included in each carry gate. The
simple inhibit scheme of Figure 1 and Figure 2 doesn't
apply, because the TC output of a given stage is not
affected by its own CE.
Mode Select Table
State Diagram
Inputs
Outputs
PL
CE
TC
(Note 1)
CP
RC
H
L
H
H
H
X
X
H
H
X
L
X
H
L
X
X
X
H
Inputs
Mode
PL
CE
U/D
CP
H
L
L

Count Up
H
L
H

Count Down
L
X
X
X
Preset (Asyn.)
H
H
X
X
No Change (Hold)


Podobny numer części - 74AC191SC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
STMicroelectronics
74AC10 STMICROELECTRONICS-74AC10 Datasheet
68Kb / 7P
   TRIPLE 3-INPUT NAND GATE
May 1997
logo
Fairchild Semiconductor
74AC10 FAIRCHILD-74AC10 Datasheet
84Kb / 7P
   Triple 3-Input NAND Gate
74AC10 FAIRCHILD-74AC10 Datasheet
102Kb / 7P
   Triple 3-Input NAND Gate
logo
STMicroelectronics
74AC10 STMICROELECTRONICS-74AC10 Datasheet
182Kb / 8P
   TRIPLE 3-INPUT NAND GATE
logo
ON Semiconductor
74AC109 ONSEMI-74AC109 Datasheet
233Kb / 9P
   Dual JK Positive Edge?뭈riggered Flip?묯lop
June, 2006 ??Rev. 6
More results

Podobny opis - 74AC191SC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Motorola, Inc
MC74AC190 MOTOROLA-MC74AC190 Datasheet
214Kb / 8P
   Up/Down Counter with Preset and Ripple Clock
logo
National Semiconductor ...
54AC191 NSC-54AC191 Datasheet
208Kb / 10P
   Up/Down Counter with Preset and Ripple Clock
54F190DM NSC-54F190DM Datasheet
178Kb / 10P
   Up/Down Decade Counter with Preset and Ripple Clock
logo
Fairchild Semiconductor
74F190 FAIRCHILD-74F190 Datasheet
65Kb / 7P
   Up/Down Decade Counter with Preset and Ripple Clock
logo
National Semiconductor ...
54F191DM NSC-54F191DM Datasheet
196Kb / 10P
   Up/Down Binary Counter with Preset and Ripple Clock
54F191 NSC-54F191 Datasheet
175Kb / 10P
   Up/Down Binary Counter with Preset and Ripple Clock
logo
Fairchild Semiconductor
74F191 FAIRCHILD-74F191_07 Datasheet
185Kb / 12P
   Up/Down Binary Counter with Preset and Ripple Clock
74F191 FAIRCHILD-74F191 Datasheet
77Kb / 7P
   Up/Down Binary Counter with Preset and Ripple Clock
logo
NXP Semiconductors
74F191 PHILIPS-74F191 Datasheet
104Kb / 14P
   Up/down binary counter with reset and ripple clock
1995 Jul 17
logo
Texas Instruments
SN74F190A TI1-SN74F190A Datasheet
126Kb / 7P
[Old version datasheet]   SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com