Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74ACT715-RPC Arkusz danych(PDF) 4 Page - Fairchild Semiconductor

Numer części 74ACT715-RPC
Szczegółowy opis  Programmable Video Sync Generator
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FAIRCHILD [Fairchild Semiconductor]
Strona internetowa  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74ACT715-RPC Arkusz danych(HTML) 4 Page - Fairchild Semiconductor

  74ACT715-RPC Datasheet HTML 1Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 2Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 3Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 4Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 5Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 6Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 7Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 8Page - Fairchild Semiconductor 74ACT715-RPC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
www.fairchildsemi.com
4
Signal Specification
HORIZONTAL SYNC AND BLANK
SPECIFICATIONS
All horizontal signals are defined by a start and end time.
The start and end times are specified in number of clock
cycles per line. The start of the horizontal line is considered
pulse 1 not 0. All values of the horizontal timing registers
are referenced to the falling edge of the Horizontal Blank
signal (see Figure 1). Since the first CLOCK edge, CLOCK
#1, causes the first falling edge of the Horizontal Blank ref-
erence pulse, edges referenced to this first Horizontal edge
are n
+ 1 CLOCKs away, where “n” is the width of the tim-
ing in question. Registers 1, 2, and 3 are programmed in
this manner. The horizontal counters start at 1 and count
until HMAX. The value of HMAX must be divisible by 2.
This limitation is imposed because during interlace opera-
tion this value is internally divided by 2 in order to generate
serration and equalization pulses at 2
× the horizontal fre-
quency. Horizontal signals will change on the falling edge
of the CLOCK signal. Signal specifications are shown
below.
FIGURE 1. Horizontal Waveform Specification
Horizontal Period (HPER)
= REG(4) × ckper
Horizontal Blanking Width:
= [REG(3) − 1] × ckper
Horizontal Sync Width:
= [REG(2) − REG(1)] × ckper
Horizontal Front Porch:
= [REG(1) − 1] × ckper
VERTICAL SYNC AND BLANK SPECIFICATION
All vertical signals are defined in terms of number of lines
per frame. This is true in both interlaced and noninterlaced
modes of operation. Care must be taken to not specify the
Vertical Registers in terms of lines per field. Since the first
CLOCK edge, CLOCK #1, causes the first falling edge of
the Vertical Blank (first Horizontal Blank) reference pulse,
edges referenced to this first edge are n
+ 1 lines away,
where “n” is the width of the timing in question. Registers 5,
6, and 7 are programmed in this manner. Also, in the inter-
laced mode, vertical timing is based on half-lines. There-
fore registers 5, 6, and 7 must contain a value twice the
total horizontal (odd and even) plus 1 (as described
above). In non-interlaced mode, all vertical timing is based
on whole-lines. Register 8 is always based on whole-lines
and does not add 1 for the first clock. The vertical counter
starts at the value of 1 and counts until the value of VMAX.
No restrictions exist on the values placed in the vertical
registers. Vertical Blank will change on the leading edge of
HBLANK. Vertical Sync will change on the leading edge of
HSYNC. (See Figure 2.) Vertical Frame Period (VPER)
=
REG(8)
× hper
Vertical Field Period (VPER/n)
= REG(8) × hper/n
Vertical Blanking Width
= [REG(7) − 1] × hper/n
Vertical Syncing Width
= [REG(6) − REG(5)] × hper/n
Vertical Front Porch
= [REG(5) − 1] × hper/n
where
n
= 1 for noninterlaced
n
= 2 for interlaced
COMPOSITE SYNC AND BLANK SPECIFICATION
Composite Sync and Blank signals are created by logically
ANDing (ORing) the active LOW (HIGH) signals of the cor-
responding vertical and horizontal components of these
signals. The Composite Sync signal may also include ser-
ration and/or equalization pulses. The Serration pulse inter-
val
occurs
in
place
of
the
Vertical
Sync
interval.
Equalization pulses occur preceding and/or following the
Serration pulses. The width and location of these pulses
can be programmed through the registers shown below.
(See Figure 3.)
Horizontal Equalization PW
= [REG(9) − REG(1)] × ckper
REG 9
= (HFP) + (HEQP) + 1
Horizontal Serration PW:
= [REG(4)/n
+
REG(1)
REG(10)]
× ckper
REG 10
= (HFP) + (HPER/2) − (HSERR) + 1
Where
n
= 1 for noninterlaced single serration/equal-
ization
n
= 2 for noninterlaced double serration/equal-
ization
n
= 2 for interlaced operation


Podobny numer części - 74ACT715-RPC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Fairchild Semiconductor
74ACT715-R FAIRCHILD-74ACT715-R Datasheet
429Kb / 18P
   Programmable Video Sync Generator
74ACT715-RSC FAIRCHILD-74ACT715-RSC Datasheet
429Kb / 18P
   Programmable Video Sync Generator
More results

Podobny opis - 74ACT715-RPC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715_07 Datasheet
451Kb / 18P
   Programmable Video Sync Generator
74ACT715 FAIRCHILD-74ACT715_1 Datasheet
429Kb / 18P
   Programmable Video Sync Generator
logo
National Semiconductor ...
LM1882 NSC-LM1882 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
54ACT715 NSC-54ACT715 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Harris Corporation
CD22402 HARRIS-CD22402 Datasheet
76Kb / 11P
   Sync Generator for TV Applications and Video Processing Systems
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
logo
Siemens Semiconductor G...
SDA9257 SIEMENS-SDA9257 Datasheet
1Mb / 36P
   Clock Sync Generator
logo
National Semiconductor ...
LM1881 NSC-LM1881_06 Datasheet
687Kb / 12P
   Video Sync Separator
logo
NTE Electronics
NTE7049 NTE-NTE7049 Datasheet
30Kb / 3P
   Integrated Circuit CMOS-Sync Generator for TV & Video Processing Systems
logo
NXP Semiconductors
SAA1101 PHILIPS-SAA1101 Datasheet
112Kb / 18P
   Universal sync generator USG
January 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com