Zakładka z wyszukiwarką danych komponentów |
|
ADIS16229 Arkusz danych(PDF) 5 Page - Analog Devices |
|
ADIS16229 Arkusz danych(HTML) 5 Page - Analog Devices |
5 / 37 page Preliminary Technical Data ADIS16000/ADIS16229 Rev. PrA | Page 5 of 37 TIMING SPECIFICATIONS TA = 25°C, VDD = 3.3 V, unless otherwise noted. Table 2. Parameter Description Min1 Typ Max Unit fSCLK SCLK frequency 0.01 2.5 MHz tSTALL Stall period between data, between 16th and 17th SCLK 25 μs tCS Chip select to SCLK edge 48.8 ns tDAV DOUT valid after SCLK edge 100 ns tDSU DIN setup time before SCLK rising edge 24.4 ns tDHD DIN hold time after SCLK rising edge 48.8 ns tSR SCLK rise time 12.5 ns tSF SCLK fall time 12.5 ns tDF, tDR DOUT rise/fall times 5 12.5 ns tSFS CS high after SCLK edge 5 ns 1 Guaranteed by design, not tested. Timing Diagrams CS SCLK DOUT DIN 1 2 3 4 5 6 15 16 R/W A5 A6 A4 A3 A2 D2 MSB DB14 D1 LSB DB13 DB12 DB10 DB11 DB2 LSB DB1 tCS tSFS tDAV tSR tSF tDHD tDSU Figure 2. SPI Timing and Sequence CS SCLK tSTALL Figure 3. DIN Bit Sequence |
Podobny numer części - ADIS16229 |
|
Podobny opis - ADIS16229 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |