Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD5551BRZ-REEL7 Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD5551BRZ-REEL7
Szczegółowy opis  2.7 V to 5.5 V, Serial-Input, Voltage-Output, 14-Bit DACs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD5551BRZ-REEL7 Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD5551BRZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 9Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 10Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 11Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 12Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 13Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 14Page - Analog Devices AD5551BRZ-REEL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
AD5551/AD5552
Rev. A | Page 11 of 16
THEORY OF OPERATION
The AD5551/AD5552 are single, 14-bit, serial input, voltage
output DACs. They operate from a single supply ranging from
2.7 V to 5.5 V and consume typically 125 μA with a supply of
5 V. Data is written to these devices in a 14-bit word format, via
a 3-or 4-wire serial interface. To ensure a known power-up
state, these parts were designed with a power-on reset function.
In unipolar mode, the output is reset to 0 V, while in bipolar
mode, the AD5552 output is set to −VREF. Kelvin sense
connections for the reference and analog ground are included
on the AD5552.
DIGITAL-TO-ANALOG SECTION
The DAC architecture consists of two matched DAC sections.
A simplified circuit diagram is shown in Figure 22. The DAC
architecture of the AD5551/AD5552 is segmented. The four
MSBs of the 14-bit data word are decoded to drive 15 switches,
E1 to E15. Each of these switches connects one of 15 matched
resistors to either AGND or VREF. The remaining 10 bits of the
data word drive switches S0 to S9 of a 10-bit voltage mode R-2R
ladder network.
2R . . . . .
S1 . . . . .
2R
S9
2R
E1
2R . . . . .
E2 . . . . .
2R
2R
S0
2R
E15
R
R
VREF
VOUT
10-BIT R-2R LADDER
FOUR MSBs DECODED
INTO 15 EQUAL SEGMENTS
Figure 22. DAC Architecture
With this type of DAC configuration, the output impedance
is independent of code, while the input impedance seen by
the reference is heavily code dependent. The output voltage is
dependent on the reference voltage as shown in the following
equation:
N
REF
OUT
D
V
V
2
×
=
where:
D is the decimal data word loaded to the DAC register.
N is the resolution of the DAC.
For a reference of 2.5 V, the equation simplifies to the following,
384
,
16
5
.
2
D
V
OUT
×
=
This gives a VOUT of 1.25 V with midscale loaded, and a VOUT
of 2.5 V with full-scale loaded to the DAC. The LSB size is
VREF/16,384.
SERIAL INTERFACE
The AD5551/AD5552 are controlled by a versatile 3-wire serial
interface, which operates at clock rates up to 25 MHz and is
compatible with SPI, QSPI, MICROWIRE, and DSP interface
standards. The timing diagram can be seen in Figure 3. Input
data is framed by the chip select input, CS. After a high-to-low
transition on CS, data is shifted synchronously and latched into
the input register on the rising edge of the serial clock, SCLK.
Data is loaded MSB first in 14-bit words. After 14 data bits
have been loaded into the serial input register, a low-to-high
transition on CS transfers the contents of the shift register to
the DAC. Data can only be loaded to the part while CS is low.
The AD5552 has an LDAC function that allows the DAC latch
to be updated asynchronously by bringing LDAC low after CS
goes high. LDAC should be maintained high while data is
written to the shift register. Alternatively, LDAC may be tied
permanently low to update the DAC synchronously. With
LDAC tied permanently low, the rising edge of CS loads
the data to the DAC.
UNIPOLAR OUTPUT OPERATION
These DACs are capable of driving unbuffered loads of 60 kΩ.
Unbuffered operation results in low-supply current, typically
300 μA, and a low-offset error. The AD5551 provides a unipolar
output swing ranging from 0 V to VREF. The AD5552 can be con-
figured to output both unipolar and bipolar voltages. Figure 23
shows a typical unipolar output voltage circuit. The code table
for this mode of operation is shown in Table 6.
VOUT
VREFF*
DGND
AGND
VDD
DIN
SCLK
CS
AD5551/
AD5552
AD820/
OP196
VREFS*
0.1µF
0.1µF
10µF
UNIPOLAR
OUTPUT
EXTERNAL
OP AMP
2.5V
5V
LDAC*
*AD5552 ONLY.
SERIAL
INTERFACE
Figure 23. Unipolar Output
Table 6. Unipolar Code Table
DAC Latch Contents
MSB
LSB
Analog Output
11 1111 1111 1111
VREF × (16,383/16,384)
10 0000 0000 0000
VREF × (8192/16,384) = ½ VREF
00 0000 0000 0001
VREF × (1/16,384)
00 0000 0000 0000
0 V


Podobny numer części - AD5551BRZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5551BR AD-AD5551BR Datasheet
208Kb / 12P
   5 V, Serial-Input Voltage-Output, 14-Bit DACs
REV. 0
More results

Podobny opis - AD5551BRZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5542 AD-AD5542_15 Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5542LRZ AD-AD5542LRZ Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5542ARZ AD-AD5542ARZ Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5541 AD-AD5541_12 Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5541 AD-AD5541_15 Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD7303BRZ AD-AD7303BRZ Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303 AD-AD7303 Datasheet
361Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD5542ABCPZ-REEL7 AD-AD5542ABCPZ-REEL7 Datasheet
436Kb / 24P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 12-/16-Bit DAC
REV. A
AD7303BRZ AD-AD7303BRZ Datasheet
363Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303BNZ AD-AD7303BNZ Datasheet
363Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com