Zakładka z wyszukiwarką danych komponentów |
|
AD5541JRZ Arkusz danych(PDF) 6 Page - Analog Devices |
|
AD5541JRZ Arkusz danych(HTML) 6 Page - Analog Devices |
6 / 20 page AD5541/AD5542 Data Sheet Rev. F | Page 6 of 20 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS VOUT 1 AGND 2 REF 3 CS 4 VDD 8 DGND 7 DIN 6 SCLK 5 AD5541 TOP VIEW (Not to Scale) Figure 4. AD5541 Pin Configuration Table 5. AD5541 Pin Function Descriptions Pin No. Mnemonic Description 1 V OUT Analog Output Voltage from the DAC. 2 AGND Ground Reference Point for Analog Circuitry. 3 REF Voltage Reference Input for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to V DD. 4 CS Logic Input Signal. The chip select signal is used to frame the serial data input. 5 SCLK Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%. 6 DIN Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on the rising edge of SCLK. 7 DGND Digital Ground. Ground reference for digital circuitry. 8 V DD Analog Supply Voltage, 5 V ± 10%. RFB 1 VOUT 2 AGNDF 3 AGNDS 4 VDD 14 INV 13 DGND 12 LDAC 11 REFS 5 DIN 10 REFF 6 NC 9 CS 7 SCLK 8 NC = NO CONNECT AD5542 TOP VIEW (Not to Scale) Figure 5. AD5542 Pin Configuration Table 6. AD5542 Pin Function Descriptions Pin No. Mnemonic Description 1 RFB Feedback Resistor Pin. In bipolar mode, connect this pin to the external op amp output. 2 V OUT Analog Output Voltage from the DAC. 3 AGNDF Ground Reference Point for Analog Circuitry (Force). 4 AGNDS Ground Reference Point for Analog Circuitry (Sense). 5 REFS Voltage Reference Input (Sense) for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to V DD. 6 REFF Voltage Reference Input (Force) for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to V DD. 7 CS Logic Input Signal. The chip select signal is used to frame the serial data input. 8 SCLK Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%. 9 NC No Connect. 10 DIN Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on the rising edge of SCLK. 11 LDAC LDAC Input. When this input is taken low, the DAC register is simultaneously updated with the contents of the input register. 12 DGND Digital Ground. Ground reference for digital circuitry. 13 INV Connected to the Internal Scaling Resistors of the DAC. Connect the INV pin to external op amps inverting input in bipolar mode. 14 V DD Analog Supply Voltage, 5 V ± 10%. |
Podobny numer części - AD5541JRZ |
|
Podobny opis - AD5541JRZ |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |