Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7792BRUZ1 Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD7792BRUZ1
Szczegółowy opis  3-Channel, Low Noise, Low Power, 16-/24-Bit 誇-? ADC with On-Chip In-Amp and Reference
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7792BRUZ1 Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD7792BRUZ1 Datasheet HTML 5Page - Analog Devices AD7792BRUZ1 Datasheet HTML 6Page - Analog Devices AD7792BRUZ1 Datasheet HTML 7Page - Analog Devices AD7792BRUZ1 Datasheet HTML 8Page - Analog Devices AD7792BRUZ1 Datasheet HTML 9Page - Analog Devices AD7792BRUZ1 Datasheet HTML 10Page - Analog Devices AD7792BRUZ1 Datasheet HTML 11Page - Analog Devices AD7792BRUZ1 Datasheet HTML 12Page - Analog Devices AD7792BRUZ1 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7792/AD7793
Rev. B | Page 9 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLK
CS
IOUT1
AIN2(+)
AIN1(–)
AIN1(+)
SCLK
DOUT/RDY
DVDD
AVDD
REFIN(–)/AIN3(–)
AIN2(–)
REFIN(+)/AIN3(+)
IOUT2
GND
DIN
AD7792/
AD7793
TOP VIEW
(Not to Scale)
Figure 5. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SCLK
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-
triggered input, making the interface suitable for opto-isolated applications. The serial clock can be
continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous
clock with the information being transmitted to or from the ADC in smaller batches of data.
2
CLK
Clock In/Clock Out. The internal clock can be made available at this pin. Alternatively, the internal clock can
be disabled, and the ADC can be driven by an external clock. This allows several ADCs to be driven from a
common clock, allowing simultaneous conversions to be performed.
3
CS
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC
in systems with more than one device on the serial bus or as a frame synchronization signal in communicating
with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and
DOUT used to interface with the device.
4
IOUT1
Output of Internal Excitation Current Source. The internal excitation current source can be made available at
this pin. The excitation current source is programmable so that the current can be 10 μA, 210 μA, or 1 mA.
Either IEXC1 or IEXC2 can be switched to this output.
5
AIN1(+)
Analog Input. AIN1(+) is the positive terminal of the differential analog input pair AIN1(+)/AIN1(
−).
6
AIN1(
−)
Analog Input. AIN1(
−) is the negative terminal of the differential analog input pair AIN1(+)/AIN1(−).
7
AIN2(+)
Analog Input. AIN2(+) is the positive terminal of the differential analog input pair AIN2(+)/AIN2(
−).
8
AIN2(
−)
Analog Input. AIN2(
−) is the negative terminal of the differential analog input pair AIN2(+)/AIN2(−).
9
REFIN(+)/AIN3(+)
Positive Reference Input/Analog Input. An external reference can be applied between REFIN(+) and
REFIN(
−). REFIN(+) can lie anywhere between AVDD and GND + 0.1 V. The nominal reference voltage
REFIN(+)
− REFIN(−) is 2.5 V, but the part functions with a reference from 0.1 V to AVDD. Alternatively, this pin
can function as AIN3(+) where AIN3(+) is the positive terminal of the differential analog input pair
AIN3(+)/AIN3(
−).
10
REFIN(
−)/AIN3(−)
Negative Reference Input/Analog Input. REFIN(
−) is the negative reference input for REFIN. This reference
input can lie anywhere between GND and AVDD
− 0.1 V. This pin also functions as AIN3(−), which is the
negative terminal of the differential analog input pair AIN3(+)/AIN3(
−).
11
IOUT2
Output of Internal Excitation Current Source. The internal excitation current source can be made available at
this pin. The excitation current source is programmable so that the current can be 10 μA, 210 μA, or 1 mA.
Either IEXC1 or IEXC2 can be switched to this output.
12
GND
Ground Reference Point.
13
AVDD
Supply Voltage, 2.7 V to 5.25 V.
14
DVDD
Digital Interface Supply Voltage. The logic levels for the serial interface pins are related to this supply, which
is between 2.7 V and 5.25 V. The DVDD voltage is independent of the voltage on AVDD; therefore, AVDD can
equal 5 V with DVDD at 3 V or vice versa.


Podobny numer części - AD7792BRUZ1

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7792 AD-AD7792 Datasheet
241Kb / 18P
   Low Power, 16/24-Bit Sigma-Delta ADC with Low-Noise In-Amp and Embedded Reference
REV.PrF 6/04
More results

Podobny opis - AD7792BRUZ1

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7794 AD-AD7794_07 Datasheet
814Kb / 36P
   6-Channel, Low Noise, Low Power, 24-/16-Bit 誇-? ADC with On-Chip In-Amp and Reference
REV. D
AD7799BRUZ-REEL AD-AD7799BRUZ-REEL Datasheet
897Kb / 28P
   3-Channel, Low Noise, Low Power, 16-/24-Bit, 誇-? ADC with On-Chip In-Amp
REV. A
AD7798 AD-AD7798 Datasheet
445Kb / 28P
   3-Channel, Low Noise, Low Power, 16-/24-Bit, ADC with On-Chip In-Amp
REV. B
AD7785 AD-AD7785_17 Datasheet
480Kb / 33P
   3-Channel, Low Noise, Low Power ADC with On-Chip In-Amp and Reference
AD7785 AD-AD7785 Datasheet
635Kb / 32P
   3-Channel, Low Noise, Low Power, 20-Bit ??? ADC with On-Chip In-Amp and Reference
REV. 0
AD7792 AD-AD7792 Datasheet
241Kb / 18P
   Low Power, 16/24-Bit Sigma-Delta ADC with Low-Noise In-Amp and Embedded Reference
REV.PrF 6/04
EVAL-AD7798EB AD-EVAL-AD7798EB Datasheet
520Kb / 7P
   16-Bit Low Power 誇-? ADC (3 Channels)
Rev. Pr A
AD7794 AD-AD7794 Datasheet
260Kb / 21P
   Low Power, 24-Bit Sigma-Delta ADC with In-Amp and Embedded Reference (6 Channel)
REV.PrE 6/04
AD7124-4 AD-AD7124-4 Datasheet
1Mb / 90P
   4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference
AD7124-8 AD-AD7124-8 Datasheet
1Mb / 91P
   8-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com