74LVC1G74

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 12 — 2 April 2013

11 of 25

NXP Semiconductors

74LVC1G74

Single D-type flip-flop with set and reset; positive edge trigger

12. Waveforms

Measurement points are given in Table 10.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 8.

The clock input (CP) to output (Q, Q) propagation delays, the clock pulse width, the D to CP set-up, the

CP to D hold times and the maximum frequency

mnb141

GND

GND

CP input

D input

Q output

Q output

Table 10.

Measurement points

Supply voltage

Input

Output

1.65 V to 1.95 V

0.5

 V

CC

0.5

 V

CC

2.3 V to 2.7 V

0.5

 V

CC

0.5

 V

CC

2.7V

1.5V

1.5V

3.0V to 3.6V

1.5V

1.5V

4.5 V to 5.5 V

0.5

 V

CC

0.5

 V

CC