200 PA

200 PA

1.6 V

To Output Pin

25 pF

ADC121S021

SNAS305H – JULY 2005 – REVISED MARCH 2013

www.ti.com

ADC121S021 Timing Specifications

Parameter

Test Conditions

Typical

Limits

Units

Minimum CS Pulse Width

10

ns (min)

CS to SCLK Setup Time

10

ns (min)

20

ns (max)

40

ns (max)

20

ns (max)

SCLK Low Pulse Width

ns (min)

SCLK High Pulse Width

ns (min)

7

ns (min)

SCLK to Data Valid Hold Time

5

ns (min)

25

ns (max)

6

ns (min)

25

ns (max)

5

ns (min)

Power-Up Time from Full Power-Down

1

µs

(1)

Measured with the timing test circuit shown in Figure 2 and defined as the time taken by the output signal to cross 1.0V.

(2)

Measured with the timing test circuit shown in Figure 2 and defined as the time taken by the output signal to cross 1.0V or 2.0V.

(3)

time, independent of the bus loading.

TIMING DIAGRAMS

Figure 2. Timing Test Circuit

6

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: ADC121S021