Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADCLK846 Arkusz danych(PDF) 2 Page - Analog Devices

Numer części ADCLK846
Szczegółowy opis  Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers
Download  3 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADCLK846 Arkusz danych(HTML) 2 Page - Analog Devices

  ADCLK846 Datasheet HTML 1Page - Analog Devices ADCLK846 Datasheet HTML 2Page - Analog Devices ADCLK846 Datasheet HTML 3Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 2 / 3 page
background image
CN-0121
Circuit Note
Rev. A | Page 2 of 3
CIRCUIT DESCRIPTION
The circuit in Figure 1 was constructed by connecting the
respective evaluation boards for the individual products.
Connections were made with matched cable lengths. The first
of three basic requirements to synchronize multiple AD9910’s is
to provide a co-incident reference clock (REF CLK).
The setup uses the AD9520 as the REF CLK source for each
AD9910 DDS. The AD9520 runs off an external crystal and the
internal PLL. The AD9520 distributes phase aligned 1 GHz REF
CLKs (PECL outputs) to all four AD9910 evaluation boards. It
also provides a CMOS output clock to the Tektronix DG2020A
data pattern generator for the IO_UPDATE.
The next step for synchronization is to align the rising edge of
SYNC_CLK for all four AD9910’s. The SYNC_CLK provides
the reference for a co-incident IO_UPDATE. SYNC_CLK
alignment is accomplished using the internal synchronization
capability of the AD9910. The ADCLK846 distributes phase
aligned SYNC_INs to all four AD9910s. See the AD9910 data
sheet for more details on synchronization capability.
Figure 2 shows all four SYNC_CLKs with the AD9910 internal
synchronization circuit disabled. Note that the SYNC_CLKs are
not inherently aligned even when the REF CLKs are phase
aligned.
To phase align the SYNC_CLK rising edges, one AD9910 is
programmed as the master device and the others as slave
devices. The SYNC_OUT of the master device is an LVDS
signal buffered and distributed by the ADCLK846 to all
AD9910 evaluation boards. The SYNC_IN signal (LVDS) must
meet internal setup and hold time requirements of each
device’s system clock. To help support this timing requirement,
the AD9910 features the ability to delay the SYNC_OUT of the
master. For further flexibility, the internal SYNC_IN path of
each device can be independently delayed.
CH1 1.00V
Ω CH2 1.00VΩ
CH3 1.00V
Ω CH4 1.00VΩ
M2.00ns
CH2
480mV
1
2
3
4
C3 FREQUENCY
250.76MHz
LOW SIGNAL
AMPLITUDE
Figure 2. SYNC_CLKs Are Not Aligned.
In the setup of Figure 1, connections between boards were
made using matched cables, making it possible to use the
internal default delay values to phase align the SYNC_CLKs.
Figure 3 shows SYNC_CLK phase alignment via the using the
synchronization procedure described.
The last requirement to synchronize multiple DDS devices is a
co-incident IO_UPDATE. The IO_UPDATE must meet setup
and hold times to SYNC_CLK. The IO_UPDATE shown in
Figure 1 is sent synchronously to the SYNC_CLK. The last
requirement now enables the DDS outputs to be controlled.
Figures 4 and 5 show the DDS outputs in phase alignment.
Having the devices synchronized to one another now enables
predictable phase and/or amplitude adjustment between DDSs.
Note, in Figure 5 the system clock was reduced to 100 MHz
operation, and the outputs were unfiltered to display each DDS
raw output. Figure 5 also shows the value of synchronization
with each device outputting the same signal.
CH1 1.00V
Ω CH2 1.00VΩ
CH3 1.00V
Ω CH4 1.00VΩ
M2.00ns
CH1
480mV
1
2
3
4
C3 FREQUENCY
249.54MHz
LOW SIGNAL
AMPLITUDE
Figure 3. SYNC_CLK Are Aligned.
CH2 200mV
B
W
CH3 200mV
B
W
CH1 200mV
B
W
CH4 200mV
B
W
M5.00ns
CH2
–80V
1
2
3
4
C3 FREQUENCY
125.321MHz
Figure 4. Filtered DDS Outputs Phase Aligned Using the Setup in Figure 1.


Podobny numer części - ADCLK846

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADCLK846 AD-ADCLK846 Datasheet
524Kb / 16P
   1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
REV. A
ADCLK846 AD-ADCLK846 Datasheet
468Kb / 15P
   1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
ADCLK846/PCBZ AD-ADCLK846/PCBZ Datasheet
524Kb / 16P
   1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
REV. A
ADCLK846BCPZ AD-ADCLK846BCPZ Datasheet
524Kb / 16P
   1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
REV. A
ADCLK846BCPZ AD-ADCLK846BCPZ Datasheet
468Kb / 15P
   1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
More results

Podobny opis - ADCLK846

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9858BSVZ AD-AD9858BSVZ Datasheet
838Kb / 32P
   1 GSPS Direct Digital Synthesizer
REV. C
AD9858 AD-AD9858 Datasheet
1Mb / 32P
   1 GSPS Direct Digital Synthesizer
REV. A
AD9858 AD-AD9858_15 Datasheet
838Kb / 32P
   1 GSPS Direct Digital Synthesizer
REV. C
logo
National Semiconductor ...
ADC12D1XXX NSC-ADC12D1XXX Datasheet
375Kb / 10P
   Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature
logo
Analog Devices
AD9912BCPZ AD-AD9912BCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9912 AD-AD9912 Datasheet
113Kb / 3P
   1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
Rev. F
AD9912ABCPZ AD-AD9912ABCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9910 AD-AD9910 Datasheet
488Kb / 13P
   1 GSPS 14-Bit, 3.3V CMOS Direct Digital Synthesizer
Rev. PrD
AD9910 AD-AD9910_07 Datasheet
1Mb / 60P
   1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
REV. 0
AD9957 AD-AD9957_18 Datasheet
1Mb / 61P
   1 GSPS Quadrature Digital Upconverter
More results


Html Pages

1 2 3


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com