Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD977BRS Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD977BRS
Szczegółowy opis  16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD977BRS Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD977BRS Datasheet HTML 5Page - Analog Devices AD977BRS Datasheet HTML 6Page - Analog Devices AD977BRS Datasheet HTML 7Page - Analog Devices AD977BRS Datasheet HTML 8Page - Analog Devices AD977BRS Datasheet HTML 9Page - Analog Devices AD977BRS Datasheet HTML 10Page - Analog Devices AD977BRS Datasheet HTML 11Page - Analog Devices AD977BRS Datasheet HTML 12Page - Analog Devices AD977BRS Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
AD977/AD977A
–9–
REV. D
normally low or normally high when inactive. In the case of the
discontinuous clock, the AD977/AD977A can be configured to
either generate or not generate a SYNC output (with a continu-
ous clock a SYNC output will always be produced).
Each of the methods will be described in the following sections
and are illustrated in Figures 4 through 9. It should be noted
that all timing diagrams assume that the receiving device is
latching data on the rising edge of the external clock. If the
falling edge of DATACLK is used then, in the case of a discon-
tinuous clock, one less clock pulse is required than shown in
Figures 4 through 7 to latch in a 16-bit word. Note that data is
valid on the falling edge of a clock pulse (for t13 greater than t18)
and the rising edge of the next clock pulse.
The AD977 provides error correction circuitry that can correct
for an improper bit decision made during the first half of the
conversion cycle. Normally the occurrence of an incorrect bit
decision during a conversion cycle is irreversible. This error
occurs as a result of noise during the time of the decision or due
to insufficient settling time. As the AD977/AD977A is perform-
ing a conversion it is important that transitions not occur on
digital input/output pins or degradation of the conversion result
could occur. This is particularly important during the second
half of the conversion process. For this reason it is recommended
that when an external clock is being provided it be a discontinu-
ous clock that is not toggling during the time that
BUSY is low
or, more importantly, that it does not transition during the latter
half of
BUSY low.
EXTERNAL DISCONTINUOUS CLOCK DATA READ
AFTER CONVERSION NO SYNC OUTPUT GENERATED
Figure 4 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a discon-
tinuous external clock without the generation of a SYNC
output. After a conversion is complete, indicated by
BUSY
returning high, the result of that conversion can be read while
CS is Low and R/C is high. In this mode CS can be tied low.
The MSB will be valid on the first falling edge and the second
rising edge of DATACLK. The LSB will be valid on the 16th
falling edge and the 17th rising edge of DATACLK. A mini-
mum of 16 clock pulses are required for DATACLK if the
receiving device will be latching data on the falling edge of
DATACLK. A minimum of 17 clock pulses are required for
DATACLK if the receiving device will be latching data on the
rising edge of DATACLK. Approximately 40 ns after the 17th
rising edge of DATACLK (if provided) the DATA output pin
will reflect the state of the TAG input pin during the first rising
edge of DATACLK.
The advantage of this method of reading data is that it is not
being clocked out during a conversion and therefore conversion
performance is not degraded.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz), and
with the AD977A, the maximum possible throughput is approxi-
mately 195 kHz and not the rated 200 kHz.
For details on use of the TAG input with this mode see the Use
of the Tag Feature section.
BUSY
R/C
EXT
DATACLK
t13
t18
BIT 15
(MSB)
BIT 14
12
DATA
SYNC
t14
t12
0
3
14
15
16
t1
t2
t24
t21
BIT 13
BIT 1
BIT 0
(LSB)
TAG 0
TAG 1
t23
TAG 0
TAG 1
TAG 2
TAG 3
TAG 15
TAG 16
TAG 17
t18
TAG 18
TAG
Figure 4. Conversion and Read Timing Using an External Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set
to Logic Low)


Podobny numer części - AD977BRS

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD977BRS AD-AD977BRS Datasheet
266Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977BRS AD-AD977BRS Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977BRS AD-AD977BRS Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977BRS AD-AD977BRS Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977BRS AD-AD977BRS Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
More results

Podobny opis - AD977BRS

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD977ARZ AD-AD977ARZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977_15 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977A AD-AD977A_15 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977 Datasheet
266Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977CRZ AD-AD977CRZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ABRZ AD-AD977ABRZ Datasheet
269Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ANZ AD-AD977ANZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD976 AD-AD976_15 Datasheet
183Kb / 16P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters
REV. C
AD976ABRZ AD-AD976ABRZ Datasheet
183Kb / 16P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com