Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-21488KSWZ-3B Arkusz danych(PDF) 9 Page - Analog Devices

Numer części ADSP-21488KSWZ-3B
Szczegółowy opis  SHARC Processor
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-21488KSWZ-3B Arkusz danych(HTML) 9 Page - Analog Devices

Back Button ADSP-21488KSWZ-3B Datasheet HTML 5Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 6Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 7Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 8Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 9Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 10Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 11Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 12Page - Analog Devices ADSP-21488KSWZ-3B Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489
Rev. B
|
Page 9 of 68
|
March 2013
The PWM generator is capable of operating in two distinct
modes while generating center-aligned PWM waveforms:
single-update mode or double-update mode. In single-update
mode the duty cycle values are programmable only once per
PWM period. This results in PWM patterns that are symmetri-
cal about the midpoint of the PWM period. In double-update
mode, a second updating of the PWM registers is implemented
at the midpoint of the PWM period. In this mode, it is possible
to produce asymmetrical PWM patterns that produce lower
harmonic distortion in three-phase PWM inverters.
PWM signals can be mapped to the external port address lines
or to the DPI pins.
MediaLB
The automotive models of the ADSP-2148x processors have an
MLB interface which allows the processor to function as a
media local bus device. It includes support for both 3-pin as well
as 5-pin media local bus protocols. It supports speeds up to
1024 FS (49.25 Mbits/sec, FS = 48.1 kHz) and up to 31 logical
channels, with up to 124 bytes of data per media local bus frame.
For a list of automotive models, see Automotive Products on
Page 66.
Digital Applications Interface (DAI)
The digital applications interface (DAI) allows the connection
of various peripherals to any of the DAI pins (DAI_P20–1).
Programs make these connections using the signal routing unit
(SRU).
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the DAI
associated peripherals for a much wider variety of applications
by using a larger set of algorithms than is possible with noncon-
figurable signal paths.
The DAI includes eight serial ports, four precision clock genera-
tors (PCG), a S/PDIF transceiver, four ASRCs, and an input
data port (IDP). The IDP provides an additional input path to
the SHARC core, configurable as either eight channels of serial
data, or a single 20-bit wide synchronous parallel data acquisi-
tion port. Each data channel has its own DMA channel that is
independent from the processor’s serial ports.
Serial Ports (SPORTs)
The ADSP-2148x features eight synchronous serial ports that
provide an inexpensive interface to a wide variety of digital and
mixed-signal peripheral devices such as Analog Devices’
AD183x family of audio codecs, ADCs, and DACs. The serial
ports are made up of two data lines, a clock, and frame sync. The
data lines can be programmed to either transmit or receive and
each data line has a dedicated DMA channel.
Serial ports can support up to 16 transmit or 16 receive DMA
channels of audio data when all eight SPORTs are enabled, or
four full duplex TDM streams of 128 channels per frame.
Serial port data can be automatically transferred to and from
on-chip memory/external memory via dedicated DMA chan-
nels. Each of the serial ports can work in conjunction with
another serial port to provide TDM support. One SPORT pro-
vides two transmit signals while the other SPORT provides the
two receive signals. The frame sync and clock are shared.
Serial ports operate in five modes:
• Standard serial mode
•Multichannel (TDM) mode
•I2S mode
•Packed I2S mode
• Left-justified mode
S/PDIF-Compatible Digital Audio Receiver/Transmitter
The S/PDIF receiver/transmitter has no separate DMA chan-
nels. It receives audio data in serial format and converts it
into a biphase encoded signal. The serial data input to the
receiver/transmitter can be formatted as left-justified, I2S or
right-justified with word widths of 16, 18, 20, or 24 bits.
The serial data, clock, and frame sync inputs to the S/PDIF
receiver/transmitter are routed through the signal routing unit
(SRU). They can come from a variety of sources, such as the
SPORTs, external pins, or the precision clock generators
(PCGs), and are controlled by the SRU control registers.
Asynchronous Sample Rate Converter (SRC)
The asynchronous sample rate converter contains four SRC
blocks and is the same core as that used in the AD1896 192 kHz
stereo asynchronous sample rate converter and provides up to
128 dB SNR. The SRC block is used to perform synchronous or
asynchronous sample rate conversion across independent stereo
channels, without using internal processor resources. The four
SRC blocks can also be configured to operate together to
convert multichannel audio data without phase mismatches.
Finally, the SRC can be used to clean up audio data from jittery
clock sources such as the S/PDIF receiver.
Input Data Port
The IDP provides up to eight serial input channels—each with
its own clock, frame sync, and data inputs. The eight channels
are automatically multiplexed into a single 32-bit by eight-deep
FIFO. Data is always formatted as a 64-bit frame and divided
into two 32-bit words. The serial protocol is designed to receive
audio channels in I2S, left-justified sample pair, or right-justified
mode.
The IDP also provides a parallel data acquisition port (PDAP),
which can be used for receiving parallel data. The PDAP port
has a clock input and a hold input. The data for the PDAP can
be received from DAI pins or from the external port pins. The
PDAP supports a maximum of 20-bit data and four different
packing modes to receive the incoming data.
Precision Clock Generators
The precision clock generators (PCG) consist of four units, each
of which generates a pair of signals (clock and frame sync)
derived from a clock input signal. The units, A B, C, and D, are
identical in functionality and operate independently of each
other. The two signals generated by each unit are normally used
as a serial bit clock/frame sync pair.


Podobny numer części - ADSP-21488KSWZ-3B

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-21488KSWZ-3B AD-ADSP-21488KSWZ-3B Datasheet
1Mb / 71P
   SHARC Processor
More results

Podobny opis - ADSP-21488KSWZ-3B

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
ADSP-21364 AD-ADSP-21364 Datasheet
853Kb / 52P
   SHARC Processor
Rev. PrB
ADSP-21375 AD-ADSP-21375 Datasheet
1Mb / 42P
   SHARC Processor
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com