Zakładka z wyszukiwarką danych komponentów |
|
ADP1754ACPZ-1.2-R7 Arkusz danych(PDF) 6 Page - Analog Devices |
|
ADP1754ACPZ-1.2-R7 Arkusz danych(HTML) 6 Page - Analog Devices |
6 / 20 page ADP1754/ADP1755 Data Sheet Rev. F | Page 6 of 20 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS PIN 1 INDICATOR 1 VIN 2 VIN 3 VIN 4 EN 11 VOUT 12 VOUT 10 VOUT 9 SENSE TOP VIEW (Not to Scale) ADP1754 NOTES 1. NC = NO CONNECT. 2. THE EXPOSED PAD ON THE BOTTOM OF THE LFCSP ENHANCES THERMAL PERFORMANCE AND IS ELECTRICALLY CONNECTED TO GND INSIDE THE PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED PAD BE CONNECTED TO THE GROUND PLANE ON THE BOARD. PIN 1 INDICATOR 1 VIN 2 VIN 3 VIN 4 EN 11 VOUT 12 VOUT 10 VOUT 9 ADJ TOP VIEW (Not to Scale) ADP1755 NOTES 1. NC = NO CONNECT. 2. THE EXPOSED PAD ON THE BOTTOM OF THE LFCSP ENHANCES THERMAL PERFORMANCE AND IS ELECTRICALLY CONNECTED TO GND INSIDE THE PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED PAD BE CONNECTED TO THE GROUND PLANE ON THE BOARD. Figure 3. ADP1754 Pin Configuration Figure 4. ADP1755 Pin Configuration Table 5. Pin Function Descriptions ADP1754 Pin No. ADP1755 Pin No. Mnemonic Description 1, 2, 3, 15, 16 1, 2, 3, 15, 16 VIN Regulator Input Supply. Bypass VIN to GND with a 4.7 µF or greater capacitor. Note that all five VIN pins must be connected to the source. 4 4 EN Enable Input. Drive EN high to turn on the regulator; drive it low to turn off the regulator. For automatic startup, connect EN to VIN. 5 5 PG Power Good. This open-drain output requires an external pull-up resistor to VIN. If the part is in shutdown mode, current-limit mode, thermal shutdown, or if it falls below 90% of the nominal output voltage, PG immediately transitions low. 6 6 GND Ground. 7 7 SS Soft Start. A capacitor connected to this pin determines the soft start time. 8 8 NC Not Connected. No internal connection. 9 N/A SENSE Sense. This pin measures the actual output voltage at the load and feeds it to the error amplifier. Connect SENSE as close as possible to the load to minimize the effect of IR drop between the regulator output and the load. N/A 9 ADJ Adjust. A resistor divider from VOUT to ADJ sets the output voltage. 10, 11, 12, 13, 14 10, 11, 12, 13, 14 VOUT Regulated Output Voltage. Bypass VOUT to GND with a 4.7 µF or greater capacitor. Note that all five VOUT pins must be connected to the load. 17 (EPAD) 17 (EPAD) Exposed paddle (EPAD) The exposed pad on the bottom of the LFCSP package enhances thermal performance and is electrically connected to GND inside the package. It is recommended that the exposed pad be connected to the ground plane on the board. |
Podobny numer części - ADP1754ACPZ-1.2-R7 |
|
Podobny opis - ADP1754ACPZ-1.2-R7 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |