AD9523BCPZ datasheet(10/60 Pages) AD

Numer części	AD9523BCPZ

Szczegółowy opis	Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs

Download	60 Pages

Scroll/Zoom	100%

Producent	AD [Analog Devices]

Strona internetowa	http://www.analog.com

Logo

10 / 60 page

AD9523

Data Sheet

Rev. C | Page 10 of 60

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

Current

Input Logic 1

1

µA

Input Logic 0

1

µA

Input Capacitance

2

pF

SDIO, SDO (OUTPUTS)

Output Logic 1 Voltage

2.7

V

Output Logic 0 Voltage

0.4

V

TIMING

Clock Rate (SCLK, 1/tSCLK)

25

MHz

Pulse Width High, tHIGH

8

ns

Pulse Width Low, tLOW

12

ns

SDIO to SCLK Setup, tDS

3.3

ns

SCLK to SDIO Hold, tDH

0

ns

SCLK to Valid SDIO and SDO, tDV

14

ns

CS to SCLK Setup, tS

10

ns

CS to SCLK Setup and Hold, tS, tC

0

ns

CS Minimum Pulse Width High, tPWH

6

ns

SERIAL CONTROL PORT—I²C MODE

VDD = VDD3_REF, unless otherwise noted.

Table 16.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

SDA, SCL (WHEN INPUTTING DATA)

Input Logic 1 Voltage

0.7 × VDD

V

Input Logic 0 Voltage

0.3 × VDD

V

Input Current with an Input Voltage Between

0.1 × VDD and 0.9 × VDD

−10

+10

µA

Hysteresis of Schmitt Trigger Inputs

0.015 × VDD

V

Pulse Width of Spikes That Must Be

Suppressed by the Input Filter, tSPIKE

50

ns

SDA (WHEN OUTPUTTING DATA)

Output Logic 0 Voltage at 3 mA Sink Current

0.4

V

Output Fall Time from VIHMIN to VILMAX with

a Bus Capacitance from 10 pF to 400 pF

20 + 0.1 CB1

250

ns

TIMING

Note that all I2C timing values are referred to

VIHMIN (0.3 × VDD) and VILMAX levels (0.7 × VDD)

Clock Rate (SCL, fI2C)

400

kHz

Bus Free Time Between a Stop and Start

Condition, tIDLE

1.3

µs

Setup Time for a Repeated Start Condition, tSET;

STR

0.6

µs

Hold Time (Repeated) Start Condition, tHLD;STR

0.6

µs

After this period, the first clock pulse is

generated

Setup Time for Stop Condition, tSET;STP

0.6

µs

Low Period of the SCL Clock, tLOW

1.3

µs

High Period of the SCL Clock, tHIGH

0.6

µs

SCL, SDA Rise Time, tRISE

20 + 0.1 CB1

300

ns

Podobny numer części - AD9523BCPZ

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	AD9523BCPZ	1,011Kb / 60P	Jitter Cleaner and Clock Generator
Analog Devices	AD9523BCPZ-REEL7	1,011Kb / 60P	Jitter Cleaner and Clock Generator

More results

Podobny opis - AD9523BCPZ

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator
	AD9524	973Kb / 56P	Jitter Cleaner and Clock Generator
Texas Instruments	LMK03806	1Mb / 66P	[Old version datasheet] Ultra Low Jitter Clock Generator With 14 Programmable Outputs
	LMK03806	465Kb / 39P	[Old version datasheet] Ultra Low Jitter Clock Generator with 14 Programmable Outputs
	LMK03806	489Kb / 39P	[Old version datasheet] Ultra Low Jitter Clock Generator with 14 Programmable Outputs
	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers

More results

AD9523BCPZ Arkusz danych(PDF) 10 Page - Analog Devices

AD9523BCPZ Arkusz danych(HTML) 10 Page - Analog Devices

Podobny numer części - AD9523BCPZ

Podobny opis - AD9523BCPZ

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Arkusz danych Pobierz

Link URL