Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9774ASZ Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD9774ASZ
Szczegółowy opis  14-Bit, 32 MSPS TxDAC??with 43 Interpolation Filters
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9774ASZ Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD9774ASZ Datasheet HTML 7Page - Analog Devices AD9774ASZ Datasheet HTML 8Page - Analog Devices AD9774ASZ Datasheet HTML 9Page - Analog Devices AD9774ASZ Datasheet HTML 10Page - Analog Devices AD9774ASZ Datasheet HTML 11Page - Analog Devices AD9774ASZ Datasheet HTML 12Page - Analog Devices AD9774ASZ Datasheet HTML 13Page - Analog Devices AD9774ASZ Datasheet HTML 14Page - Analog Devices AD9774ASZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
AD9774
–11–
REV. B
PLL CLOCK MULTIPLIER OPERATION
The Phase Lock Loop (PLL) Clock Multiplier is intrinsic to the
operation of the AD9774 in that it produces the necessary inter-
nally synchronized 1
×, 2× and 4× clocks for the edge triggered
latches, interpolation filters and DACs. Figure 24 shows a func-
tional block diagram of the PLL Clock Multiplier, which con-
sists of a phase detector, a charge pump, a voltage controlled
oscillator (VCO), a divide-by-N circuit and some control inputs/
outputs. It produces the required internal clocks for the AD9774
by using one of two possible externally applied reference clock
sources applied to either CLKIN or CLK4
×IN. PLLENABLE
and VCO IN/EXT are active HIGH control inputs used to
enable the charge pump and VCO respectively.
To maintain optimum noise and distortion performance,
PLLVDD and DVDD should be set to similar voltage levels. If
a separate supply cannot be provided for PLLVDD, PLLVDD
can be tied to DVDD using an LC filter network similar to that
shown in Figure 41.
Many applications will select a reference clock operating at the
data input rate as shown in Figure 24. In this case, the external
clock source is applied to CLKIN and the PLL Clock Multiplier
is fully enabled by tying PLLENABLE and VCO IN/EXT to
PLLVDD. Note, CLKIN must adhere to the timing require-
ments shown in Figure 1. A 1.5 k
Ω resistor and 0.01 µF ceramic
capacitor connected in series from LPF to PLLVDD are re-
quired to optimize the phase noise vs. settling/acquisition time
characteristics of the PLL. PLLLOCK is a control output, ac-
tive HIGH, which may be monitored upon system power-up to
indicate that the PLL is successfully “locked” to CLKIN. Note,
applications employing multiple AD9774 devices will benefit
from the PLL Clock Multiplier’s ability to ensure precise simul-
taneous updating/phase synchronization of these devices when
driven by the same input clock source.
PLLDIVIDE is used to preset the “lock-in” range of the PLL. It
should be tied to PLLCOM if CLKIN is greater than 10 MHz
and to PLLVDD if CLKIN is between 5.5 MHz and 10 MHz.
For operation below 5.5 MHz (i.e., input data rates less than
5.5 MSPS), the internal charge pump and VCO should be
disabled by tying PLLENABLE and VCO IN/EXT LOW. In
this case, the user MUST supply a system clock operating at 4
×
the input data rate as discussed below.
CONNECT TO
PLLCOM
CONNECT TO
PLLVDD
PLL
DIVIDE
CLK
IN/OUT
PLLLOCK
PLL
ENABLE
LPF
1.5k
0.01 F
+2.7 TO
+5.5 VD
+2.7 TO +5.5 VD
PLL
VDD
PLL
COM
VCO
VCO
IN/EXT
DVDD
CLK
4 IN
DCOM
DIVIDE-
BY-N
8
4
2
1
VCO
CHARGE
PUMP
PHASE
DETECTOR
AD9774
Figure 24. Clock Multiplier with PLL Enabled
There are two cases in which a user may consider or be required
to disable the internal PLL Clock Multiplier and supply the
AD9774 with an external 4
× system clock. Applications already
containing a system clock operating at four (i.e., 4
×) the input
data rate may consider using it as the master clock source. Ap-
plications with input data rates less than 5.5 MSPS
must use a
master 4
× clock.
In any of these cases, the clock source is applied to CLK4
×IN
and the PLL is partially disabled by typing PLLENABLE and
VCO IN/EXT to PLLCOM as shown in Figure 25. LPF may
remain open since this portion of the PLL circuitry is disabled.
The divide-by-N circuit still remains enabled providing a 1
× or
2
× internal clock at CLOCK IN/OUT depending on the state of
PLLDIVIDE. Since the digital input data is latched into the
AD9774 on the rising edge of the 1
× clock, PLLDIVIDE should
be tied to PLLCOM such that the 1
× clock appears as an output
at CLOCK IN/OUT. The input data should be stable 5 ns (i.e.,
data set-up) before the rising edge of the 1
× clock appearing at
CLOCK IN/OUT and remain stable for 1 ns after the rising
edge (i.e., data hold) to ensure proper latching. Note, the rising
edge of the 1
× clock occurs approximately 9 ns to 15 ns relative
to the falling edge of the CLK4
× input. If a data timing issue
exists between the AD9774 and its external driver device, the
CLK4
× input can be inverted via an external gate to ensure
proper set-up and hold time.
PLL
DIVIDE
PLLLOCK
PLL
ENABLE
LPF
+2.7 TO +5.5 VD
PLL
VDD
PLL
COM
VCO
VCO
IN/EXT
DVDD
CLK
4 IN
DCOM
DIVIDE-
BY-N
8
4
2
1
VCO
CHARGE
PUMP
PHASE
DETECTOR
AD9774
CLK
IN/OUT
+2.7 TO +5.5 VD
Figure 25. Clock Divider with PLL Disabled
DAC OPERATION
The 14-bit DAC along with the 1.2 V reference and reference
control amplifier is shown in Figure 26. The DAC consists of a
large PMOS current source array capable of providing up to
20 mA of full-scale current, IOUTFS. The array is divided into 31
equal currents which make up the five most significant bits
(MSBs). The next four bits or middle bits consist of 15 equal
current sources whose values are 1/16th of an MSB current
source. The remaining LSBs are binary weighted fractions of the
middle-bits current sources. All of these current sources are
switched to one or the other of two output nodes (i.e., IOUTA
or IOUTB) via PMOS differential current switches. Implement-
ing the middle and lower bits with current sources, instead of an
R-2R ladder, enhances its dynamic performance for multitone
or low amplitude signals and helps maintain the DAC’s high
output impedance (i.e., > 100 k
Ω).


Podobny numer części - AD9774ASZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9774AS AD-AD9774AS Datasheet
313Kb / 24P
   14-Bit, 32 MSPS TxDAC??with 4x Interpolation Filters
REV. B
More results

Podobny opis - AD9774ASZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9774 AD-AD9774 Datasheet
313Kb / 24P
   14-Bit, 32 MSPS TxDAC??with 4x Interpolation Filters
REV. B
AD9772A AD-AD9772A_V01 Datasheet
881Kb / 40P
   14-Bit, 160 MSPS TxDAC with 2횞 Interpolation Filter
Rev. C
AD9772 AD-AD9772 Datasheet
340Kb / 30P
   14-Bit, 150 MSPS TxDAC??with 2x Interpolation Filter
REV. 0
AD9772A AD-AD9772A Datasheet
596Kb / 32P
   14-Bit, 160 MSPS TxDAC with 2x Interpolation Filter
REV. A
AD9761 AD-AD9761 Datasheet
246Kb / 23P
   Dual 10-Bit TxDAC??with 2x Interpolation Filters
REV. A
AD9784 AD-AD9784 Datasheet
1Mb / 52P
   14-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing
Rev. PrC
AD9784 AD-AD9784_15 Datasheet
1Mb / 52P
   14-Bit, 200 MSPS/500 MSPS TxDAC
Rev. PrC
AD9786 AD-AD9786 Datasheet
1Mb / 60P
   16-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing
REV. 0
AD9772 AD-AD9772_15 Datasheet
389Kb / 30P
   14 BIT 150 MSPS T DAC WITH 2 INTERPOLATION FILTER
REV. 0
AD9764ARZ AD-AD9764ARZ Datasheet
314Kb / 22P
   14-Bit, 125 MSPS TxDAC D/A Converter
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com