Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7823YRM-REEL Arkusz danych(PDF) 3 Page - Analog Devices

Numer części AD7823YRM-REEL
Szczegółowy opis  2.7 V to 5.5 V, 5s, 8-Bit ADC in 8-Lead microSOIC/DIP
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7823YRM-REEL Arkusz danych(HTML) 3 Page - Analog Devices

  AD7823YRM-REEL Datasheet HTML 1Page - Analog Devices AD7823YRM-REEL Datasheet HTML 2Page - Analog Devices AD7823YRM-REEL Datasheet HTML 3Page - Analog Devices AD7823YRM-REEL Datasheet HTML 4Page - Analog Devices AD7823YRM-REEL Datasheet HTML 5Page - Analog Devices AD7823YRM-REEL Datasheet HTML 6Page - Analog Devices AD7823YRM-REEL Datasheet HTML 7Page - Analog Devices AD7823YRM-REEL Datasheet HTML 8Page - Analog Devices AD7823YRM-REEL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
AD7823
–3–
REV. C
TIMING CHARACTERISTICS
1, 2
Parameter
VDD = 5 V
10%
VDD = 3 V
10%
Unit
Conditions/Comments
t1
55
µs (max)
Conversion Time Mode 1 Operation (High Speed Mode)
t2
20
20
ns (min)
CONVST Pulsewidth
t3
25
25
ns (min)
SCLK High Pulsewidth
t4
25
25
ns (min)
SCLK Low Pulsewidth
t5
3
5
5
ns (min)
CONVST Rising Edge to SCLK Rising Edge Set-Up Time
t6
3
10
10
ns (max)
SCLK Rising Edge to DOUT Data Valid Delay
t7
3
5
5
ns (max)
Data Hold Time after Rising Edge SCLK
t8
3, 4
20
20
ns (max)
Bus Relinquish Time after Falling Edge of SCLK
10
10
ns (min)
tPOWERUP
1.5
1.5
µs (max)
Power-Up Time
NOTES
1Sample tested to ensure compliance.
2See Figures 14, 15 and 16.
3These numbers are measured with the load circuit of Figure 1. They are defined as the time required for the o/p to cross 0.8 V or 2.4 V for V
DD = 5 V
± 10% and
0.4 V or 2 V for VDD = 3 V
± 10%.
4Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time quoted in the Timing Characteristics, t8, is the true bus relinquish time
of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(–40 C to +125 C, unless otherwise noted)
ABSOLUTE MAXIMUM RATINGS
*
(TA = 25
°C unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
Digital Input Voltage to GND
(
CONVST, SCLK) . . . . . . . . . . . . . . –0.3 V, V
DD + 0.3 V
Digital Output Voltage to GND
(DOUT) . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
VREF to GND . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
Analog Inputs
(VIN+, VIN–) . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 150
°C
Plastic DIP Package, Power Dissipation . . . . . . . . . . 450 mW
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 125°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 50°C/W
Lead Temperature, Soldering (10 sec) . . . . . . . . . . . 260
°C
IOL
200mA
IOH
200 A
1.6V
CL
50pF
TO
OUTPUT
PIN
Figure 1. Load Circuit for Digital Output Timing Specifications
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . 450 mW
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 160°C/W
θ
JC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 56
°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . 215
°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°C
MicroSOIC Package, Power Dissipation . . . . . . . . . . 450 mW
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 206°C/W
θ
JC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 44
°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . 215
°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
ORDERING GUIDE
Linearity
Temperature
Branding
Package
Model
Error
Range
Information
Option
*
AD7823YN
±1 LSB
–40
°C to +125°C
N-8
AD7823YR
±1 LSB
–40
°C to +125°C
SO-8
AD7823YRM
±1 LSB
–40
°C to +125°C
C2Y
RM-8
*N = plastic DIP; RM = microSOIC; SO = small outline IC (SOIC).


Podobny numer części - AD7823YRM-REEL

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7823YRM AD-AD7823YRM Datasheet
155Kb / 11P
   2.7 V to 5.5 V, 4.5 us, 8-Bit ADC in 8-Lead microSOIC/DIP
REV. B
AD7823YRM AD-AD7823YRM Datasheet
187Kb / 12P
   ADC in 8-Lead microSOIC/DIP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com