Zakładka z wyszukiwarką danych komponentów
  Polish  ▼

Delete All
ON OFF
ALLDATASHEET.PL

X  

Preview PDF Download HTML

CS4391 Arkusz danych(PDF) 3 Page - Cirrus Logic

Numer części CS4391
Szczegółowy opis  24-Bit, 192 kHz Stereo DAC with Volume Control 
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4391 Arkusz danych(HTML) 3 Page - Cirrus Logic

  CS4391 Datasheet HTML 1Page - Cirrus Logic CS4391 Datasheet HTML 2Page - Cirrus Logic CS4391 Datasheet HTML 3Page - Cirrus Logic CS4391 Datasheet HTML 4Page - Cirrus Logic CS4391 Datasheet HTML 5Page - Cirrus Logic CS4391 Datasheet HTML 6Page - Cirrus Logic CS4391 Datasheet HTML 7Page - Cirrus Logic CS4391 Datasheet HTML 8Page - Cirrus Logic CS4391 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
CS4391
DS335PP3
3
Serial Audio Data - SDATA ...........................................................................................21
Serial Clock - SCLK ......................................................................................................22
Left / Right Clock - LRCK ..............................................................................................22
Master Clock - MCLK ....................................................................................................22
Mode Select - M3, M2, M1 and M0 (Stand-alone Mode) .............................................22
Mode Select - M3 (Control Port Mode) ........................................................................22
Serial Control Interface Clock - SCL/CCLK (Control Port Mode) .................................23
Serial Control Data I/O - SDA/CDIN (Control Port Mode) .............................................23
Address Bit / Chip Select - AD0 / CS (Control Port Mode)...........................................23
Positive Voltage Reference - FILT+ ..............................................................................23
Common Mode Voltage - CMOUT ................................................................................23
Channel A and Channel B Mute Control - AMUTEC and BMUTEC .............................23
Differential Analog Output - AOUTB+, AOUTB- and AOUTA+, AOUTA-......................24
Analog Ground - AGND ................................................................................................24
Analog Power - VA ........................................................................................................24
6. PIN DESCRIPTION - DSD MODE ....................................................................................25
DSD Audio Data - DSD_A and DSD_B.........................................................................25
DSD Mode - DSD_Mode ...............................................................................................25
Master Clock - MCLK ....................................................................................................25
DSD Serial Clock - DSD_SCLK ...................................................................................25
7. APPLICATIONS .............................................................................................................. .32
7.1 Recommended Power-up Sequence for Hardware Mode ....................................32
7.2 Recommended Power-up Sequence and Access to Control Port Mode ..............32
7.3 Analog Output and Filtering ..................................................................................32
8. CONTROL PORT INTERFACE ........................................................................................33
8.1 SPI Mode ..............................................................................................................33
8.2 I2C Mode ..............................................................................................................33
9. PARAMETER DEFINITIONS ...........................................................................................37
Total Harmonic Distortion + Noise (THD+N) .................................................................37
Dynamic Range.............................................................................................................37
Interchannel Isolation ....................................................................................................37
Interchannel Gain Mismatch .........................................................................................37
Gain Error..................................................................................................................... .37
Gain Drift .......................................................................................................................37
10. REFERENCES ...............................................................................................................37
11. PACKAGE DIMENSIONS
...........................................................................................38


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40 


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn