Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADC14C105 Arkusz danych(PDF) 10 Page - Texas Instruments

Numer części ADC14C105
Szczegółowy opis  14-Bit, 95/105 MSPS A/D Converter
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI1 [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI1 - Texas Instruments

ADC14C105 Arkusz danych(HTML) 10 Page - Texas Instruments

Back Button ADC14C105_14 Datasheet HTML 6Page - Texas Instruments ADC14C105_14 Datasheet HTML 7Page - Texas Instruments ADC14C105_14 Datasheet HTML 8Page - Texas Instruments ADC14C105_14 Datasheet HTML 9Page - Texas Instruments ADC14C105_14 Datasheet HTML 10Page - Texas Instruments ADC14C105_14 Datasheet HTML 11Page - Texas Instruments ADC14C105_14 Datasheet HTML 12Page - Texas Instruments ADC14C105_14 Datasheet HTML 13Page - Texas Instruments ADC14C105_14 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
ADC14C105
SNAS409B – MAY 2007 – REVISED AUGUST 2007
www.ti.com
Specification Definitions
APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for
conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.
Aperture jitter manifests itself as noise in the output.
CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the
total time of one period. The specification here refers to the ADC clock input signal.
COMMON MODE VOLTAGE (VCM) is the common DC voltage applied to both input terminals of the ADC.
CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is
presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay
plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the
conversion by the pipeline delay.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is
equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:
Gain Error = Positive Full Scale Error
− Negative Full Scale Error
(1)
It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:
PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error
(2)
INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a best fit straight
line. The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in
the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is VFS/2
n,
where “VFS” is the full scale input voltage and “n” is the ADC resolution in bits.
MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC14C105 is
guaranteed not to have any missing codes.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.
NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of
½ LSB above negative full scale.
OFFSET ERROR is the difference between the two input voltages [(VIN+) – (VIN-)] required to cause a transition
from code 8191 to 8192.
OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the
output pins.
PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.
POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of
1½ LSB below positive full scale.
POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power
supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply
limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.
10
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Links: ADC14C105


Podobny numer części - ADC14C105_14

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
ADC14C105 TI1-ADC14C105_15 Datasheet
1Mb / 33P
[Old version datasheet]   95/105 MSPS A/D Converter
More results

Podobny opis - ADC14C105_14

ProducentNumer częściArkusz danychSzczegółowy opis
logo
National Semiconductor ...
ADC14C105 NSC-ADC14C105_07 Datasheet
453Kb / 24P
   14-Bit, 95/105 MSPS A/D Converter
ADC14C065 NSC-ADC14C065 Datasheet
614Kb / 17P
   14-Bit, 65/80/95/105 MSPS A/D Converter
ADC12C105 NSC-ADC12C105 Datasheet
451Kb / 24P
   12-Bit, 95/105 MSPS A/D Converter
logo
Texas Instruments
ADC12C105 TI1-ADC12C105 Datasheet
1Mb / 32P
[Old version datasheet]   95/105 MSPS A/D Converter
ADC14C105 TI1-ADC14C105_15 Datasheet
1Mb / 33P
[Old version datasheet]   95/105 MSPS A/D Converter
logo
Analog Devices
AD6645ASQZ-105 AD-AD6645ASQZ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASVZ-80 AD-AD6645ASVZ-80 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645 AD-AD6645_15 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASQ-105 AD-AD6645ASQ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
AD6645ASVZ-105 AD-AD6645ASVZ-105 Datasheet
776Kb / 24P
   14-Bit, 80 MSPS/105 MSPS A/D Converter
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com