Zakładka z wyszukiwarką danych komponentów |
|
LM2854 Arkusz danych(PDF) 2 Page - Texas Instruments |
|
LM2854 Arkusz danych(HTML) 2 Page - Texas Instruments |
2 / 30 page 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 NC PGND PGND PGND PVIN PVIN PVIN NC NC AVIN EN SW SW SS AGND FB EXP LM2854 SNVS560B – MARCH 2008 – REVISED NOVEMBER 2008 www.ti.com Connection Diagram Figure 1. 16-Lead HTSSOP – Top View See Package Number PWP PIN DESCRIPTIONS Pin Number Name Description 1 NC Reserved for factory use, this pin should be connected to GND to ensure proper operation. 2,3,4 PGND Power ground pins for the internal power switches. These pins should be connected together locally at the device and tied to the PC board ground plane. 5,6,7 PVIN Input voltage to the power switches inside the device. These pins should be connected together at the device. A low ESR input capacitance should be located as close as possible to these pins. 8,9 NC Reserved for factory use, these pins should be connected to GND to ensure proper operation. 10 AVIN Analog input voltage supply that generates the internal bias. The UVLO circuit derives its input from this pin also. Thus, if the voltage on AVIN falls below the UVLO threshold, both internal FETs are turned off. It is recommended to connect PVIN to AVIN through a low pass RC filter to minimize the influence of input rail ripple and noise on the analog control circuitry. The series resistor should be 1 Ω and the bypass capacitor should be a X7R ceramic type 0.1 µF to 1.0 µF. 11 EN Active high enable input for the device. Typically, turn-on threshold is 1.23V with 0.15V hysteresis. An external resistor divider from PVIN can be used to effectively increase the UVLO turn-on threshold. If not used, the EN pin should be connected to PVIN. 12,13 SW Switch node pins. This is the PWM output of the internal MOSFET power switches. These pins should be tied together locally and connected to the filter inductor. 14 SS Soft-start control pin. An internal 2 µA current source charges an external capacitor connected between this pin and AGND to set the output voltage ramp rate during startup. This pin can also be used to configure the tracking feature. 15 AGND Quiet analog ground for the internal bias circuitry. 16 FB Feedback pin is connected to the inverting input of the voltage loop error amplifier. A 0.8V bandgap reference is connected to the non-inverting input of the error amplifier. EXP Exposed Exposed metal pad on the underside of the package with a weak electrical connection to PGND. It is Pad recommended to connect this pad to the PC board ground plane in order to improve thermal dissipation. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 2 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Links: LM2854 |
Podobny numer części - LM2854_14 |
|
Podobny opis - LM2854_14 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |