ADC12030CIWMX datasheet(4/53 Pages) TI1

Numer części	ADC12030CIWMX

Szczegółowy opis	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

Download	53 Pages

Scroll/Zoom	100%

Producent	TI1 [Texas Instruments]

Strona internetowa	http://www.ti.com

Logo

4 / 53 page

ADC12030, ADC12032, ADC12034

ADC12038, ADC12H030, ADC12H032

ADC12H034, ADC12H038

SNAS080K – JULY 1999 – REVISED MARCH 2013

www.ti.com

PIN DESCRIPTIONS (continued)

Pin Name

Pin Description

Chip Select input pin. When a logic low is applied to this pin, the rising edge of SCLK shifts the data on DI into the

address register. This low also brings DO out of TRI-STATE. With CS low the falling edge of SCLK shifts the data

resulting from the previous ADC conversion out at the DO output, with the exception of the first bit of data. When

CS is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When

CS is toggled the falling edge of CS always clocks out the first bit of data. CS should be brought low while SCLK is

low. The falling edge of CS interrupts a conversion in progress and starts the sequence for a new conversion.

CS

When CS is brought back low during a conversion, that conversion is prematurely terminated. The data in the

output latches may be corrupted. Therefore, when CS is brought low during a conversion in progress, the data

output at that time should be ignored. CS may also be left continuously low. In this case it is imperative that the

correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power

is applied the device expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC

expects is the same as the digital output word length. This word length can be modified by the data shifted in on the

DO pin. Table 5 details the data required.

Data Output Ready pin. This pin is an active push/pull output which is low when the conversion result is being

DOR

shifted out and goes high to signal that all the data has been shifted out.

Serial Data Clock input. The clock applied to this input controls the rate at which the serial data exchange occurs.

The rising edge loads the information on the DI pin into the multiplexer address and mode select shift register. This

address controls which channel of the analog input multiplexer (MUX) is selected and the mode of operation for the

ADC. With CS low the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO,

SCLK

with the exception of the first bit of data. When CS is low continuously, the first bit of the data is clocked out on the

rising edge of EOC (end of conversion). When CS is toggled the falling edge of CS always clocks out the first bit of

data. CS should be brought low when SCLK is low. The rise and fall times of the clock edges should not exceed

1 µs.

Conversion Clock input. The clock applied to this input controls the successive approximation conversion time

CCLK

interval and the acquisition time. The rise and fall times of the clock edges should not exceed 1 µs.

Positive analog voltage reference input. In order to maintain accuracy, the voltage range of VREF (VREF = VREF+ −

VREF+

VREF−) is 1 VDC to 5.0 VDC and the voltage at VREF+ cannot exceed VA+. See Figure 59 for recommended

bypassing.

The negative analog voltage reference input. In order to maintain accuracy, the voltage at this pin must not go

VREF-

below GND or exceed VA+. (See Figure 59).

Power Down pin. When PD is high the ADC is powered down; when PD is low the ADC is powered up, or active.

PD

The ADC takes a maximum of 250 µs to power up after the command is given.

These are the analog and digital power supply pins. VA

+ and V

D

+ are not connected together on the chip. These

VA

+

pins should be tied to the same supply voltage and bypassed separately (see Figure 59). The operating voltage

VD

+

range of VA+ and VD+ is 4.5 VDC to 5.5 VDC.

DGND

The digital ground pin (see Figure 59).

AGND

The analog ground pin (see Figure 59).

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

4

Submit Documentation Feedback

Product Folder Links: ADC12030 ADC12032 ADC12034 ADC12038 ADC12H030 ADC12H032 ADC12H034

ADC12H038

Podobny numer części - ADC12030CIWMX

Producent	Numer części	Arkusz danych	Szczegółowy opis
National Semiconductor ...	ADC12030CIWMX	1Mb / 44P	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
Texas Instruments	ADC12030CIWMX/NOPB	2Mb / 52P	[Old version datasheet] 12-Bit Plus Sign Serial I/O A/D Converters

More results

Podobny opis - ADC12030CIWMX

Producent	Numer części	Arkusz danych	Szczegółowy opis
National Semiconductor ...	ADC12030	1Mb / 44P	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
	ADC12H030	1Mb / 41P	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
	ADC12130	1Mb / 42P	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
	ADC12130	1Mb / 41P	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
Texas Instruments	ADC12130	2Mb / 51P	[Old version datasheet] Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
National Semiconductor ...	ADC12L030	828Kb / 36P	3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
National Semiconductor ...	ADC12L030	1Mb / 35P	3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
Texas Instruments	ADC12130	2Mb / 52P	[Old version datasheet] ADC12130/ADC12132/ADC12138 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
National Semiconductor ...	ADC1251	301Kb / 16P	Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
National Semiconductor ...	ADC10831	453Kb / 30P	10-Bit Plus Sign Serial I/O A/D Converters with MUX, Sample/Hold and Reference

More results

ADC12030CIWMX Arkusz danych(PDF) 4 Page - Texas Instruments

ADC12030CIWMX Arkusz danych(HTML) 4 Page - Texas Instruments

Podobny numer części - ADC12030CIWMX

Podobny opis - ADC12030CIWMX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Arkusz danych Pobierz

Link URL