Evaluation Board for G = 1, 2, 4, 8,

10 MHz, 20 V/μs Programmable Gain In-Amp

AD8251-EVALZ

Rev. 0

Evaluation boards are only intended for device evaluation and not for production purposes.

Evaluation boards as supplied “as is” and without warranties of any kind, express, implied, or

statutory including, but not limited to, any implied warranty of merchantability or fitness for a

particular purpose. No license is granted by implication or otherwise under any patents or other

intellectual property by application or use of evaluation boards. Information furnished by Analog

Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog

Devicesforitsuse,norforanyinfringementsofpatentsorotherrightsofthirdpartiesthatmayresult

from its use. Analog Devices reserves the right to change devices or specifications at any time

without notice.Trademarks and registered trademarks are the property of their respective owners.

Evaluationboardsarenotauthorizedtobeusedinlifesupportdevicesorsystems.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

©2007 Analog Devices, Inc. All rights reserved.

FEATURES

Quick evaluation

On-board gain control switches

SMA connectors for high speed gain testing

GENERAL DESCRIPTION

The AD8251-EVALZ is designed to enable quick evaluation of

the AD8251 programmable gain instrumentation amplifier

(PGIA). The evaluation board includes on-board gain setting

switches to quickly demonstrate the software gain program-

mability of the AD8251. In addition, an external logic generator

can be connected to the AD8251-EVALZ SMA ports to test the

gain control of the PGIA.

A1

TP4

WR

TP5

A0

TP3

VOUT

TP1

W2

W3

DGND

R6

2kΩ

W1

HI

HI

R7

2kΩ

4

5

1

10

U1

AD8251

6

2

7

9

3

8

SW1

SW2

C3

0.1µF

C5

C6

C7

C4

0.1µF

VREF

JP1

R2

IN–

TP2

R1

R3

R5

IN+

OUT

R4

C8

C1

10µF

+

C2

10µF

+

DGND

JP3

C10

GND2

GND1

R8

0Ω

HI

TP6

C9

0.1µF

TP7

1

U2

2

3

5

4

ADR392

Figure 1. Schematic