Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9510 Arkusz danych(PDF) 53 Page - Analog Devices

Numer części AD9510
Szczegółowy opis  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9510 Arkusz danych(HTML) 53 Page - Analog Devices

Back Button AD9510_15 Datasheet HTML 48Page - Analog Devices AD9510_15 Datasheet HTML 49Page - Analog Devices AD9510_15 Datasheet HTML 50Page - Analog Devices AD9510_15 Datasheet HTML 51Page - Analog Devices AD9510_15 Datasheet HTML 52Page - Analog Devices AD9510_15 Datasheet HTML 53Page - Analog Devices AD9510_15 Datasheet HTML 54Page - Analog Devices AD9510_15 Datasheet HTML 55Page - Analog Devices AD9510_15 Datasheet HTML 56Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 53 / 56 page
background image
Data Sheet
AD9510
Rev. B | Page 53 of 56
POWER SUPPLY
The AD9510 requires a 3.3 V ± 5% power supply for VS. The
tables in the Specifications section give the performance expected
from the AD9510 with the power supply voltage within this
range. The absolute maximum range of −0.3 V − +3.6 V, with
respect to GND, must never be exceeded on the VS pin.
Follow good engineering practice in the layout of power supply
traces and the ground plane of the printed circuit board (PCB).
Bypass the power supply on the PCB with adequate capacitance
(>10 µF). Bypass the AD9510 with adequate capacitors (0.1 µF)
at all power pins as close as possible to the part. The layout of the
AD9510 evaluation board (AD9510/PCBZ or
AD9510-VCO/PCBZ) is a good example.
The AD9510 is a complex part that is programmed for its desired
operating configuration by on-chip registers. These registers are
not maintained over a shutdown of external power. This means
that the registers can lose their programmed values if VS is lost
long enough for the internal voltages to collapse. Careful bypassing
protects the part from memory loss under normal conditions.
Nonetheless, it is important that the VS power supply not become
intermittent, or the AD9510 risks losing its programming.
The internal bias currents of the AD9510 are set by the RSET and
CPRSET resistors. These resistors must be as close as possible to
the values given as conditions in the Specifications section
(RSET = 4.12 kΩ and CPRSET = 5.1 kΩ). These values are standard
1% resistor values, and are readily obtainable. The bias currents
set by these resistors determine the logic levels and operating
conditions of the internal blocks of the AD9510. The performance
figures given in the Specifications section assume that these
resistor values are used.
The VCP pin is the supply pin for the charge pump (CP). The
voltage at this pin (VCP) can be from VS up to 5.5 V, as required
to match the tuning voltage range of a specific VCO/VCXO.
This voltage must never exceed the absolute maximum of 6 V.
Additionally, never allow VCP to be less than −0.3 V below VS or
GND, whichever is lower.
The exposed metal paddle on the AD9510 package is an electrical
connection, as well as a thermal enhancement. For the device
to function properly, the paddle must be properly attached to
ground (GND). The PCB acts as a heat sink for the AD9510;
therefore, this GND connection must provide a good thermal path
to a larger dissipation area, such as a ground plane on the PCB.
See the layout of the AD9510 evaluation board (AD9510/PCBZ
or AD9510-VCO/PCBZ) for a good example.
POWER MANAGEMENT
The power usage of the AD9510 can be managed to use only the
power required for the functions being used. Unused features
and circuitry can be powered down to save power. The following
circuit blocks can be powered down, or are powered down when
not selected (see the Register Map and Description section):
The PLL section can be powered down if not needed.
Any of the dividers are powered down when bypassed—
equivalent to divide-by-one.
The adjustable delay blocks on OUT5 and OUT6 are
powered down when not selected.
Any output can be powered down. However, LVPECL
outputs have both a safe and an off condition. When the
LVPECL output is terminated, use only the safe shutdown
to protect the LVPECL output devices. This still consumes
some power.
The entire distribution section can be powered down when
not needed.
Powering down a functional block does not cause the program-
ming information for that block (in the registers) to be lost.
This means that blocks can be powered on and off without
otherwise having to reprogram the AD9510. However, synchro-
nization is lost. A SYNC must be issued to resynchronize (see
the Single-Chip Synchronization section).


Podobny numer części - AD9510_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
More results

Podobny opis - AD9510_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
AD9510 AD-AD9510 Datasheet
597Kb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. A
AD9511 AD-AD9511_15 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9511 AD-AD9511 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9512BCPZ AD-AD9512BCPZ Datasheet
967Kb / 48P
   1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
REV. A
AD9514 AD-AD9514 Datasheet
633Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9515 AD-AD9515 Datasheet
656Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. 0
AD9514 AD-AD9514_15 Datasheet
634Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9515 AD-AD9515_V01 Datasheet
407Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
Rev. B
AD9515 AD-AD9515_15 Datasheet
469Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com