Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADCMP606 Arkusz danych(PDF) 10 Page - Analog Devices

Numer części ADCMP606
Szczegółowy opis  Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADCMP606 Arkusz danych(HTML) 10 Page - Analog Devices

Back Button ADCMP606_15 Datasheet HTML 6Page - Analog Devices ADCMP606_15 Datasheet HTML 7Page - Analog Devices ADCMP606_15 Datasheet HTML 8Page - Analog Devices ADCMP606_15 Datasheet HTML 9Page - Analog Devices ADCMP606_15 Datasheet HTML 10Page - Analog Devices ADCMP606_15 Datasheet HTML 11Page - Analog Devices ADCMP606_15 Datasheet HTML 12Page - Analog Devices ADCMP606_15 Datasheet HTML 13Page - Analog Devices ADCMP606_15 Datasheet HTML 14Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
ADCMP606/ADCMP607
Data Sheet
APPLICATIONS INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP606/ADCMP607 comparators are very high speed
devices. Despite the low noise output stage, it is essential to use
proper high speed design techniques to achieve the specified
performance. Because comparators are uncompensated amplifiers,
feedback in any phase relationship is likely to cause oscillations
or undesired hysteresis. Of critical importance is the use of low
impedance supply planes, particularly the output supply plane
(VCCO) and the ground plane (GND). Individual supply planes
are recommended as part of a multilayer board. Providing the
lowest inductance return path for switching currents ensures
the best possible performance in the target application.
It is also important to adequately bypass the input and output
supplies. Multiple high quality 0.01 µF bypass capacitors should
be placed as close as possible to each of the VCCI and VCCO supply
pins and should be connected to the GND plane with redundant
vias. At least one of these should be placed to provide a physically
short return path for output currents flowing back from ground
to the VCCI and VCCO pins. High frequency bypass capacitors
should be carefully selected for minimum inductance and ESR.
Parasitic layout inductance should also be strictly controlled to
maximize the effectiveness of the bypass at high frequencies.
CML-COMPATIBLE OUTPUT STAGE
Specified propagation delay dispersion performance can be
achieved by using proper transmission line terminations. The
outputs of the ADCMP606 and ADCMP607 are designed to drive
400 mV directly into a 50 Ω cable or into transmission lines
terminated using either microstrip or strip line techniques with
50 Ω referenced to VCCO. The CML output stage is shown in the
simplified schematic diagram in Figure 14. Each output is back
terminated with 50 Ω for best transmission line matching.
Q
16mA
50Ω
Q
VCCO
GND
Figure 14. Simplified Schematic Diagram of
CML-Compatible Output Stage
If these high speed signals must be routed more than a centimeter,
then either microstrip or strip line techniques are required to
ensure proper transition times and to prevent excessive output
ringing and pulse width dependent propagation delay
dispersion.
It is also possible to operate the outputs with the internal
termination only if greater output swing is desired. This can be
especially useful for driving inputs on CMOS devices intended
for full swing ECL and PECL, or for generating pseudo PECL
levels. To avoid deep saturation of the outputs and resulting
pulse dispersion, VCCO must be kept above the specified minimum
output low level (see the Electrical Characteristics section). The
line length driven should be kept as short as possible.
USING/DISABLING THE LATCH FEATURE
The latch input is designed for maximum versatility. It can
safely be left floating or it can be driven low by any standard
TTL/CMOS device as a high speed latch.
In addition, the pin can be operated as a hysteresis control pin
with a bias voltage of 1.25 V nominal and an input resistance of
approximately 70 kΩ. This allows the comparator hysteresis to
be easily controlled by either a resistor or an inexpensive CMOS
DAC. Driving this pin high or floating the pin removes all
hysteresis.
Hysteresis control and latch mode can be used together if an
open-drain, an open-collector, or a three-state driver is connected
parallel to the hysteresis control resistor or current source.
Due to the programmable hysteresis feature, the logic threshold
of the latch pin is approximately 1.1 V regardless of VCCO.
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout
techniques are essential for obtaining the specified performance.
Stray capacitance, inductance, inductive power and ground
impedances, or other layout issues can severely limit performance
and often cause oscillation. Large discontinuities along input
and output transmission lines can also limit the specified pulse
width dispersion performance. The source impedance should
be minimized as much as is practicable. High source impedance,
in combination with the parasitic input capacitance of the
comparator, causes an undesirable degradation in bandwidth at
the input, thus degrading the overall response. Thermal noise
from large resistances can easily cause extra jitter with slowly
slewing input signals; higher impedances encourage undesired
coupling.
Rev. B | Page 10 of 14


Podobny numer części - ADCMP606_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADCMP606 AD-ADCMP606_16 Datasheet
373Kb / 14P
   Single-Supply CML Comparators
More results

Podobny opis - ADCMP606_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADCMP607 AD-ADCMP607_15 Datasheet
371Kb / 14P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. B
ADCMP603 AD-ADCMP603_15 Datasheet
364Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. 0
ADCMP605 AD-ADCMP605_15 Datasheet
301Kb / 14P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. B
ADCMP600 AD-ADCMP600_15 Datasheet
291Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V,
REV. A
ADCMP601 AD-ADCMP601_15 Datasheet
291Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. A
ADCMP600 AD-ADCMP600_11 Datasheet
291Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. A
ADCMP604 AD-ADCMP604_15 Datasheet
301Kb / 14P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. B
ADCMP602 AD-ADCMP602_15 Datasheet
291Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
REV. A
ADCMP604 AD-ADCMP604 Datasheet
362Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators
REV. 0
ADCMP606 AD-ADCMP606 Datasheet
301Kb / 16P
   Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply CML Comparators
Rev. PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com