ADN2819_15 datasheet(10/24 Pages) AD

Numer części	ADN2819

Szczegółowy opis	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

Download	24 Pages

Scroll/Zoom	100%

Producent	AD [Analog Devices]

Strona internetowa	http://www.analog.com

Logo

10 / 24 page

ADN2819

Rev. B | Page 10 of 24

LOS RESPONSE TIME

The LOS response time is the delay between the removal of the

input signal and indication of loss of signal (LOS) at SDOUT.

The ADN2819’s response time is 300 ns typ when the inputs are

dc-coupled. In practice, the time constant of ac-coupling at the

quantizer input determines the LOS response time.

JITTER SPECIFICATIONS

The ADN2819 CDR is designed to achieve the best bit-error-

rate (BER) performance, and has exceeded the jitter transfer,

generation, and tolerance specifications proposed for

SONET/SDH equipment defined in the Telcordia Technologies

specification.

Jitter is the dynamic displacement of digital signal edges from

their long-term average positions measured in UI (unit

intervals), where 1 UI = 1 bit period. Jitter on the input data

can cause dynamic phase errors on the recovered clock

sampling edge. Jitter on the recovered clock causes jitter on the

retimed data.

The following sections summarize the specifications of the jitter

generation, transfer, and tolerance in accordance with the

Telcordia document (GR-253-CORE, Issue 3, September 2000)

for the optical interface at the equipment level, and the

ADN2819 performance with respect to those specifications.

Jitter Generation

Jitter generation specification limits the amount of jitter that

can be generated by the device with no jitter and wander

applied at the input. For OC-48 devices, the band-pass filter has

a 12 kHz high-pass cutoff frequency, with a roll-off of

20 dB/decade and a low-pass cutoff frequency of at least

20 MHz. The jitter generated should be less than 0.01 UI rms

and 0.1 UI p-p.

Jitter Transfer

Jitter transfer function is the ratio of the jitter on the output

signal to the jitter applied on the input signal versus the

frequency. This parameter measures the limited amount of jitter

on an input signal that can be transferred to the output signal

(see Figure 11).

SLOPE = –20dB/DECADE

JITTER FREQUENCY (kHz)

0.1

fC

ACCEPTABLE

RANGE

Figure 11. Jitter Transfer Curve

Jitter Tolerance

Jitter tolerance is defined as the peak-to-peak amplitude of the

sinusoidal jitter applied on the input signal that causes a 1 dB

power penalty. This is a stress test that is intended to ensure no

additional penalty is incurred under the operating conditions

(see Figure 12). Figure 13 shows the typical OC-48 jitter

tolerance performance of the ADN2819.

SLOPE = –20dB/DECADE

f0

f1

f2

f3

f4

JITTER FREQUENCY (Hz)

15

1.5

0.15

Figure 12. SONET Jitter Tolerance Mask

MODULATION FREQUENCY (Hz)

10

1k

100k

10M

100

10

0.1

1

100

10k

1M

1

ADN2819

OC-48 SONET MASK

Figure 13. OC-48 Jitter Tolerance Curve

Podobny numer części - ADN2819_15

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	ADN2819ACP-CML	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B
	ADN2819ACP-CML-RL	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B
	ADN2819ACPZ-CML-RL1	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B
	ADN2819ACPZ-CML1	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B

More results

Podobny opis - ADN2819_15

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	ADN2819	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B
	ADN2812	478Kb / 28P	Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. 0
	ADN2813	522Kb / 28P	Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. 0
	ADN2807	534Kb / 20P	155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. A
	ADN2807	363Kb / 20P	155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. A
Maxim Integrated Produc...	MAX3872	580Kb / 13P	Multirate Clock and Data Recovery with Limiting Amplifier Rev 1; 5/03
Maxim Integrated Produc...	MAX3872	1,001Kb / 15P	Multirate Clock and Data Recovery with Limiting Amplifier 19-2709; Rev 3; 2/07
Analog Devices	ADN2813	435Kb / 28P	Data Recovery IC with Integrated Limiting Amp REV. C
	ADN2812	409Kb / 28P	Data Recovery IC with Integrated Limiting Amp Rev. E
	ADN2814	407Kb / 28P	Data Recovery IC with Integrated Limiting Amp REV. C

More results

ADN2819 Arkusz danych(PDF) 10 Page - Analog Devices

ADN2819 Arkusz danych(HTML) 10 Page - Analog Devices

Podobny numer części - ADN2819_15

Podobny opis - ADN2819_15

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Arkusz danych Pobierz

Link URL