Zakładka z wyszukiwarką danych komponentów |
|
74ALVT16543 Arkusz danych(PDF) 2 Page - NXP Semiconductors |
|
74ALVT16543 Arkusz danych(HTML) 2 Page - NXP Semiconductors |
2 / 15 page Philips Semiconductors Product data sheet 74ALVT16543 2.5 V/3.3 V 16-bit registered transceiver (3-State) 2 2004 Sep 14 FEATURES • 16-bit universal bus interface • 5 V I/O Compatible • 3-State buffers • Output capability: +64 mA/–32 mA • TTL input and output switching levels • Input and output interface capability to systems at 5 V supply • Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs • Live insertion/extraction permitted • Power-up 3-State • Power-up reset • No bus current loading when output is tied to 5 V bus • Latch-up protection exceeds 500mA per JEDEC Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model DESCRIPTION The 74ALVT16543 is a high-performance BiCMOS product designed for VCC operation at 2.5 V or 3.3 V with I/O compatibility up to 5 V. The device can be used as two 8-bit transceivers or one 16-bit transceiver. The 74ALVT16543 contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable (nEAB) input and the A-to-B Latch Enable (nLEAB) input are LOW, the A-to-B path is transparent. A subsequent LOW-to-HIGH transition of the nLEAB signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With nEAB and nOEAB both LOW, the 3-State B output buffers are active and display the data present at the outputs of the A latches. Control of data flow from B to A is similar, but using the nEBA, nLEBA, and nOEBA inputs. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS TYPICAL UNIT SYMBOL PARAMETER Tamb = 25 °C; GND = 0 V 2.5 V 3.3 V UNIT tPLH tPHL Propagation delay nAx to nBx or nBx to nAx CL = 50 pF 1.8 2.7 1.6 1.8 ns CIN Input capacitance DIR, OE VI = 0 V or VCC 3 3 pF CI/O I/O pin capacitance Outputs disabled; VI/O = 0 V or VCC 9 9 pF ICCZ Total supply current Outputs disabled 40 70 µA ORDERING INFORMATION PACKAGES TEMPERATURE RANGE TYPE NUMBER DWG NUMBER 56-Pin Plastic SSOP Type III –40 °C to +85 °C 74ALVT16543DL SOT371-1 56-Pin Plastic TSSOP Type II –40 °C to +85 °C 74ALVT16543DGG SOT364-1 LOGIC SYMBOL (IEEE/IEC) ∇ 9 11 D 5 D 56 54 55 1 3 2 5 29 26 27 28 31 30 6 8 9 10 12 13 14 52 51 49 48 47 45 44 15 16 17 19 20 21 23 43 24 42 41 40 38 37 36 34 33 ∇ 3 1EN3 (BA) G1 1C5 2EN4 (AB) G2 2C6 6 D 4 ∇ 7EN9 (BA) G7 7C11 8EN10 (AB) G8 8C12 12 D 10 ∇ SW00151 |
Podobny numer części - 74ALVT16543_15 |
|
Podobny opis - 74ALVT16543_15 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |