Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ISL22316WFRT10Z Arkusz danych(PDF) 11 Page - Intersil Corporation

Numer części ISL22316WFRT10Z
Szczegółowy opis  Low Noise, Low Power I2C??Bus,128 Taps
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  INTERSIL [Intersil Corporation]
Strona internetowa  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL22316WFRT10Z Arkusz danych(HTML) 11 Page - Intersil Corporation

Back Button ISL22316WFRT10Z Datasheet HTML 7Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 8Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 9Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 10Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 11Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 12Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 13Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 14Page - Intersil Corporation ISL22316WFRT10Z Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
11
FN6186.3
August 14, 2015
non-volatile register (IVR) at address 0, contain initial wiper
position and volatile registers (WR) contain current wiper
position.
The non-volatile IVR and volatile WR registers are
accessible with the same address.
The Access Control Register (ACR) contains information
and control bits described in Table 2.
The VOL bit (ACR<7>) determines whether the access is to
wiper registers WR or initial value registers IVR.
If VOL bit is 0, the non-volatile IVR register is accessible. If
VOL bit is 1, only the volatile WR is accessible. Note, value
is written to IVR register also is written to the WR. The
default value of this bit is 0.
The SHDN bit (ACR<6>) disables or enables Shutdown mode.
This bit is logically AND with SHDN pin. When this bit is 0, DCP
is in Shutdown mode. Default value of SHDN bit is 1.
The WIP bit (ACR<5>) is read only bit. It indicates that
non-volatile write operation is in progress. It is impossible to
write to the WR or ACR while WIP bit is 1.
Shutdown Mode
The device can be put in Shutdown mode either by pulling the
SHDN pin to GND or setting the SHDN bit in the ACR register
to 0. The truth table for Shutdown mode is in Table 3.
I2C Serial Interface
The ISL22316 supports an I2C bidirectional bus oriented
protocol. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device as the
receiver. The device controlling the transfer is a master and
the device being controlled is the slave. The master always
initiates data transfers and provides the clock for both
transmit and receive operations. Therefore, the ISL22316
operates as a slave device in all applications.
All communication over the I2C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line must change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions
(see Figure 16). On power-up of the ISL22316, the SDA pin
is in the input mode.
All I2C interface operations must begin with a START
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH. The ISL22316 continuously monitors the SDA
and SCL lines for the START condition and does not
respond to any command until this condition is met (see
Figure 16). A START condition is ignored during the
power-up of the device.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while
SCL is HIGH (see Figure 16). A STOP condition at the end
of a read operation, or at the end of a write operation places
the device in its standby mode.
An ACK, Acknowledge, is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (see Figure 17).
The ISL22316 responds with an ACK after recognition of a
START condition followed by a valid Identification Byte, and
once again after successful receipt of an Address Byte. The
ISL22316 also responds with an ACK after receiving a Data
Byte of a write operation. The master must respond with an
ACK after receiving a Data Byte of a read operation
A valid Identification Byte contains 01010 as the five MSBs,
and the following two bits matching the logic values present
at pins A1 and A0. The LSB is the Read/Write bit. Its value is
“1” for a Read operation, and “0” for a Write operation
(see Table 4).
TABLE 1. MEMORY MAP
ADDRESS
NON-VOLATILE
VOLATILE
2—
ACR
1
Reserved
0IVR
WR
TABLE 2. ACCESS CONTROL REGISTER (ACR)
VOL
SHDN
WIP
00000
TABLE 3.
SHDN pin
SHDN bit
Mode
High
1
Normal operation
Low
1
Shutdown
High
0
Shutdown
Low
0
Shutdown
01010
A1
A0
R/W
(MSB)
(LSB)
TABLE 4. IDENTIFICATION BYTE FORMAT
Logic values at pins A1 and A0 respectively
ISL22316


Podobny numer części - ISL22316WFRT10Z

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Intersil Corporation
ISL22316WFRT10Z INTERSIL-ISL22316WFRT10Z Datasheet
546Kb / 15P
   Single Digitally Controlled Potentiometer XDCP
logo
Renesas Technology Corp
ISL22316WFRT10Z RENESAS-ISL22316WFRT10Z Datasheet
934Kb / 16P
   Single Digitally Controlled Potentiometer (XDCP?? Low Noise, Low Power I2C??Bus, 128 Taps
More results

Podobny opis - ISL22316WFRT10Z

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Intersil Corporation
ISL22317TFRTZ INTERSIL-ISL22317TFRTZ Datasheet
600Kb / 15P
   Low Noise, Low Power, I2C??Bus, 128 Taps
April 15, 2010
ISL22326UFV14Z INTERSIL-ISL22326UFV14Z Datasheet
612Kb / 17P
   Low Noise, Low Power, I2C™ Bus, 128 Taps
September 9, 2015
ISL22326WMVEP INTERSIL-ISL22326WMVEP Datasheet
103Kb / 3P
   Low Noise, Low Power, I2C® Bus, 128 Taps
November 11, 2011
ISL22346WMVEP INTERSIL-ISL22346WMVEP Datasheet
101Kb / 3P
   Low Noise, Low Power I2C® Bus, 128 Taps
November 11, 2011
ISL22346UFV20Z INTERSIL-ISL22346UFV20Z Datasheet
583Kb / 16P
   2Low Noise, Low Power I2C??Bus,128 Taps
September 3, 2009
ISL22346WMVEP INTERSIL-ISL22346WMVEP Datasheet
99Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
ISL22426 INTERSIL-ISL22426 Datasheet
627Kb / 15P
   Low Noise, Low Power, SPI Bus, 128 Taps
ISL22316WMUEP INTERSIL-ISL22316WMUEP Datasheet
102Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
ISL22326WMVEP INTERSIL-ISL22326WMVEP Datasheet
101Kb / 3P
   Low Noise, Low Power, I2C짰 Bus, 128 Taps
ISL22316WMUEP INTERSIL-ISL22316WMUEP Datasheet
103Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
November 11, 2011
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com