Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

93AA86-P Arkusz danych(PDF) 9 Page - Microchip Technology

Numer części 93AA86-P
Szczegółowy opis  8K/16K 1.8V Microwire Serial EEPROM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MICROCHIP [Microchip Technology]
Strona internetowa  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

93AA86-P Arkusz danych(HTML) 9 Page - Microchip Technology

Back Button 93AA86-P Datasheet HTML 4Page - Microchip Technology 93AA86-P Datasheet HTML 5Page - Microchip Technology 93AA86-P Datasheet HTML 6Page - Microchip Technology 93AA86-P Datasheet HTML 7Page - Microchip Technology 93AA86-P Datasheet HTML 8Page - Microchip Technology 93AA86-P Datasheet HTML 9Page - Microchip Technology 93AA86-P Datasheet HTML 10Page - Microchip Technology 93AA86-P Datasheet HTML 11Page - Microchip Technology 93AA86-P Datasheet HTML 12Page - Microchip Technology  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
© 1996 Microchip Technology Inc.
Preliminary
DS21130C-page 9
93AA76/86
FIGURE 3-8:
ERAL
Guaranteed at VCC = +4.5V to +6.0V.
ORG=VCC, 8 X’s
ORG=VSS, 9 X’s
10
01
0
X
X
...
CS
CLK
DI
DO
TEC
TCZ
HIGH IMPEDANCE
BUSY
READY
STANDBY
4.0
PIN DESCRIPTIONS
4.1
Chip Select (CS)
A HIGH level selects the device. A LOW level deselects
the device and forces it into standby mode. However, a
programming cycle which is already initiated will be
completed, regardless of the CS input signal. If CS is
brought LOW during a program cycle, the device will go
into standby mode as soon as the programming cycle
is completed.
CS must be LOW for 250 ns minimum (TCSL) between
consecutive instructions. If CS is LOW, the internal con-
trol logic is held in a RESET status.
4.2
Serial Clock (CLK)
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93AA76/86.
Opcode, address, and data bits are clocked in on the
positive edge of CLK. Data bits are also clocked out on
the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at HIGH or LOW level) and can be continued
anytime with respect to clock HIGH time (TCKH) and
clock LOW time (TCKL). This gives the controlling mas-
ter freedom in preparing opcode, address, and data.
CLK is a “Don't Care” if CS is LOW (device deselected).
If CS is HIGH, but START condition has not been
detected, any number of clock cycles can be received
by the device without changing its status (i.e., waiting
for START condition).
CLK cycles are not required during the self-timed
WRITE (i.e., auto ERASE/WRITE) cycle.
After detection of a start condition the specified number
of clock cycles (respectively LOW to HIGH transitions of
CLK) must be provided. These clock cycles are
required to clock in all opcode, address, and data bits
before an instruction is executed (see Table 1-4 through
Table 1-7 for more details). CLK and DI then become
don’t care inputs waiting for a new start condition to be
detected.
4.3
Data In (DI)
Data In is used to clock in a START bit, opcode,
address, and data synchronously with the CLK input.
4.4
Data Out (DO)
Data Out is used in the READ mode to output data syn-
chronously with the CLK input (TPD after the positive
edge of CLK).
This pin also provides READY/BUSY status information
during ERASE and WRITE cycles. READY/BUSY sta-
tus information is available when CS is high. It will be
displayed until the next start bit occurs as long as CS
stays high.
4.5
Organization (ORG)
When ORG is connected to VCC, the x16 memory
organization is selected. When ORG is tied to VSS, the
x8 memory organization is selected. There is an inter-
nal pull-up resistor on the ORG pin that will select x16
organization when left unconnected.
4.6
Program Enable (PE)
This pin allows the user to enable or disable the ability
to write data to the memory array. If the PE pin is floated
or tied to VCC, the device can be programmed. If the PE
pin is tied to VSS, programming will be inhibited. There
is an internal pull-up on this device that enables pro-
gramming if this pin is left floating.
Note:
CS must go LOW between consecutive
instructions, except when performing a
sequential read (Refer to Section 3.1 for
more detail on sequential reads).


Podobny numer części - 93AA86-P

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Microchip Technology
93AA86 MICROCHIP-93AA86 Datasheet
372Kb / 22P
   8K/16K 1.8V Microwire Serial EEPROM
10/26/12
93AA86A MICROCHIP-93AA86A Datasheet
494Kb / 28P
   16K Microwire Compatible Serial EEPROM
2005
93AA86A MICROCHIP-93AA86A Datasheet
776Kb / 38P
   16K Microwire Compatible Serial EEPROM
11/29/11
93AA86A MICROCHIP-93AA86A Datasheet
431Kb / 26P
   16K Microwire Compatible Serial EEPROM
01/26/04
93AA86A-E/CH MICROCHIP-93AA86A-E/CH Datasheet
738Kb / 38P
   1K-16K Microwire Compatible Serial EEPROMs
2007
More results

Podobny opis - 93AA86-P

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Microchip Technology
93AA76 MICROCHIP-93AA76_04 Datasheet
306Kb / 22P
   8K/16K 1.8V Microwire Serial EEPROM
2004
java.util.regex.PatternSyntaxException: Unmatched closing ')' near index 5 93AA76)13 ^

Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com