Zakładka z wyszukiwarką danych komponentów |
|
GS1671-IBE3 Arkusz danych(PDF) 10 Page - Semtech Corporation |
|
GS1671-IBE3 Arkusz danych(HTML) 10 Page - Semtech Corporation |
10 / 130 page GS1671 HD/SD SDI Integrated Receiver Data Sheet 53737 - 2 September 2012 10 of 130 A9, A10, B8, B9, B10,C8, C9, C10, E9, E10 DOUT18, 17, 19, 16, 15, 12, 14, 13, 10, 11 Output PARALLEL DATA BUS Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. 20-bit mode 20bit/10bit = HIGH SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Luma data output for SD and HD data rates DVB-ASI mode (SMPTE_BYPASS = LOW and DVB_ASI = HIGH): Not defined Data-Through mode (SMPTE_BYPASS = LOW and DVB_ASI = LOW): Data output 10-bit mode 20bit/10bit = LOW SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Multiplexed Luma/Chroma data output for SD and HD data rates DVB-ASI mode (SMPTE_BYPASS = LOW and DVB_ASI = HIGH): 8b/10b decoded DVB-ASI data Data-Through mode (SMPTE_BYPASS = LOW and DVB_ASI = LOW): Data output B1 A_VDD Input Power POWER pin for analog circuitry. Connect to 3.3V DC analog. B2, C3, C4 PLL_VDD Input Power POWER pins for the Reclocker PLL. Connect to 1.2V DC analog. B3, F2 RSV These pins must be left unconnected. B4 VCO_GND Input Power GND pin for the VCO. Connect to analog GND. B7, D9, G9, J7 IO_GND Input Power GND connection for digital I/O. Connect to digital GND. C1, D1 SDI, SDI Analog Input Serial Digital Differential Input. C2, D2, D3, E3, F3, G2 A_GND Input Power GND pins for sensitive analog circuitry. Connect to analog GND. C7RESET_TRST Input CONTROL SIGNAL INPUT Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. Used to reset the internal operating conditions to default settings and to reset the JTAG sequence. Normal mode (JTAG/HOST = LOW): When LOW, all functional blocks are set to default conditions and all digital output signals become high impedance. When HIGH, normal operation of the device resumes. JTAG test mode (JTAG/HOST = HIGH): When LOW, all functional blocks are set to default and the JTAG test sequence is reset. When HIGH, normal operation of the JTAG test sequence resumes after RESET_TRST is de-asserted. D4, E4, F4 PLL_GND Input Power GND pins for the Reclocker PLL. Connect to analog GND. Table 1-1: Pin Descriptions (Continued) Pin Number Name Timing Type Description |
Podobny numer części - GS1671-IBE3 |
|
Podobny opis - GS1671-IBE3 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |