Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9684-500EBZ Arkusz danych(PDF) 1 Page - Analog Devices

Numer części AD9684-500EBZ
Szczegółowy opis  Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V, Analog-to-Digital Converter
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9684-500EBZ Arkusz danych(HTML) 1 Page - Analog Devices

  AD9684-500EBZ Datasheet HTML 1Page - Analog Devices AD9684-500EBZ Datasheet HTML 2Page - Analog Devices AD9684-500EBZ Datasheet HTML 3Page - Analog Devices AD9684-500EBZ Datasheet HTML 4Page - Analog Devices AD9684-500EBZ Datasheet HTML 5Page - Analog Devices AD9684-500EBZ Datasheet HTML 6Page - Analog Devices AD9684-500EBZ Datasheet HTML 7Page - Analog Devices AD9684-500EBZ Datasheet HTML 8Page - Analog Devices AD9684-500EBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 64 page
background image
Product
Overview
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V,
Analog-to-Digital Converter
Data Sheet
AD9684
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2015 Analog Devices, Inc. All rights reserved.
FEATURES
Parallel LVDS (DDR) outputs
1.1 W total power per channel at 500 MSPS (default settings)
SFDR = 85 dBFS at 170 MHz fIN (500 MSPS)
SNR = 68.6 dBFS at 170 MHz fIN (500 MSPS)
ENOB = 10.9 bits at 170 MHz fIN
DNL = ±0.5 LSB
INL = ±2.5 LSB
Noise density = −153 dBFS/Hz at 500 MSPS
1.25 V, 2.50 V, and 3.3 V supply operation
No missing codes
Internal analog-to-digital converter (ADC) voltage reference
Flexible input range and termination impedance
1.46 V p-p to 2.06 V p-p (2.06 V p-p nominal)
400 Ω, 200 Ω, 100 Ω, and 50 Ω differential
SYNC± input allows multichip synchronization
DDR LVDS (ANSI-644 levels) outputs
2 GHz usable analog input full power bandwidth
>96 dB channel isolation/crosstalk
Amplitude detect bits for efficient AGC implementation
Two integrated wideband digital processors per channel
12-bit numerically controlled oscillator (NCO)
3 cascaded half-band filters
Differential clock inputs
Serial port control
Integer clock divide by 2, 4, or 8
Small signal dither
APPLICATIONS
Communications
Diversity multiband, multimode digital receivers
3G/4G, TD-SCDMA, W-CDMA, MC-GSM, LTE
General-purpose software radios
Ultrawideband satellite receiver
Instrumentation (spectrum analyzers, network analyzers,
integrated RF test solutions)
Radar
Digital oscilloscopes
High speed data acquisition systems
DOCSIS CMTS upstream receiver paths
HFC digital reverse path receivers
FUNCTIONAL BLOCK DIAGRAM
VIN+A
VIN–A
AD9684
CLOCK
GENERATION
BUFFER
VIN+B
VIN–B
SIGNAL MONITOR
FAST
DETECT
BUFFER
D0±
16
D1±
D2±
D3±
D4±
D5±
D6±
D7±
D8±
D9±
D10±
D11±
D12±
D13±
DCO±
STATUS±
ADC
CORE
ADC
CORE
SPI CONTROL
AGND
SDIO
SCLK
CSB
DGND
DRGND
PDWN/
STBY
SPIVDD
(1.8V TO 3.4V)
DRVDD
(1.25V)
DVDD
(1.25V)
AVDD3
(3.3V)
AVDD2
(2.5V)
AVDD1
(1.25V)
FD_A
FD_B
V_1P0
CLK+
CLK–
÷2
÷4
÷8
14
14
DIGITAL
DOWN-
CONVERTER
DIGITAL
DOWN-
CONVERTER
CONTROL
REGISTERS
SYNC–
SYNC+
Figure 1.
GENERAL DESCRIPTION
The AD9684 is a dual, 14-bit, 500 MSPS ADC. The device has
an on-chip buffer and a sample-and-hold circuit designed for
low power, small size, and ease of use. This product is designed
for sampling wide bandwidth analog signals. The AD9684 is
optimized for wide input bandwidth, a high sampling rate,
excellent linearity, and low power in a small package.
The dual ADC cores feature a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth buffered inputs, supporting a
variety of user selectable input ranges. An integrated voltage
reference eases design considerations. Each ADC data output is
internally connected to an optional decimate by 2 block.
The analog input and clock signals are differential inputs. Each
ADC data output is internally connected to two digital
downconverters (DDCs). Each DDC consists of four cascaded
signal processing stages: a 12-bit frequency translator (NCO),
and three half-band decimation filters supporting a divide by
factor of two, four, and eight.


Podobny numer części - AD9684-500EBZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9684-500EBZ AD-AD9684-500EBZ Datasheet
1Mb / 65P
   Dual Analog-to-Digital Converter
More results

Podobny opis - AD9684-500EBZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9680 AD-AD9680 Datasheet
3Mb / 97P
   Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V, Analog-to-Digital Converter
AD9691 AD-AD9691 Datasheet
1Mb / 72P
   14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter
AD9739 AD-AD9739 Datasheet
1Mb / 50P
   14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
AD9739BBCZ AD-AD9739BBCZ Datasheet
856Kb / 48P
   14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
REV. B
AD9739A AD-AD9739A Datasheet
1Mb / 44P
   14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
REV. 0
AD9625 AD-AD9625 Datasheet
1Mb / 56P
   12-Bit, 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converter
REV. 0
logo
Texas Instruments
DAC3482 TI1-DAC3482_15 Datasheet
2Mb / 106P
[Old version datasheet]   Dual-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)
DAC3482IRKD25 TI1-DAC3482IRKD25 Datasheet
1Mb / 87P
[Old version datasheet]   Dual-Channel, 16-BIT, 1.25 GSPS Digital-to-Analog Converter (DAC)
ADC32RF44 TI1-ADC32RF44 Datasheet
7Mb / 134P
[Old version datasheet]   Dual-Channel, 14-Bit, 2.6-GSPS, Analog-to-Digital Converter
logo
Analog Devices
AD9208 AD-AD9208 Datasheet
1Mb / 137P
   14-Bit, 3 GSPS, JESD204B, Dual Analog-to-Digital Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com