Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADS5545 Arkusz danych(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Numer części ADS5545
Szczegółowy opis  14-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
Download  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI1 [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI1 - Texas Instruments

ADS5545 Arkusz danych(HTML) 11 Page - Texas Instruments

Back Button ADS5545 Datasheet HTML 7Page - Texas Instruments ADS5545 Datasheet HTML 8Page - Texas Instruments ADS5545 Datasheet HTML 9Page - Texas Instruments ADS5545 Datasheet HTML 10Page - Texas Instruments ADS5545 Datasheet HTML 11Page - Texas Instruments ADS5545 Datasheet HTML 12Page - Texas Instruments ADS5545 Datasheet HTML 13Page - Texas Instruments ADS5545 Datasheet HTML 14Page - Texas Instruments ADS5545 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 59 page
background image
www.ti.com
DEVICE PROGRAMMING MODES
USING PARALLEL INTERFACE CONTROL ONLY
USING SERIAL INTERFACE PROGRAMMING ONLY
USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS
ADS5545
SLWS180C – NOVEMBER 2005 – REVISED MAY 2007
ADS5545 offers flexibility with several programmable features that are easily configured.
The device can be configured independently using either a parallel interface control or a serial interface
programming.
In addition, the device supports a third configuration mode, where both the parallel interface and the serial
control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a
priority table (Table 2). If this additional level of flexibility is not required, the user can select either the serial
interface programming or the parallel interface control.
To control the device using parallel interface, keep RESET tied to high (DRVDD). Pins DFS, MODE, SEN,
SCLK, and SDATA are used to directly control certain modes of the ADC. The device is configured by
connecting the parallel pins to the correct voltage levels (as described in Table 3 to Table 7). The voltage levels
can be derived by using a resistor string as illustrated in Figure 4. There is no need to apply reset.
In this mode, SEN, SCLK, and SDATA function as parallel interface control pins. Frequently used functions are
controlled in this mode—standby, selection between LVDS/CMOS output format, internal/external reference,
two's complement/straight binary output format, and position of the output clock edge.
Table 1 has a description of the modes controlled by the four parallel pins.
Table 1. Parallel Pin Definition
PIN
CONTROL MODES
DFS
DATA FORMAT and the LVDS/CMOS output interface
MODE
Internal or external reference
SEN
CLKOUT edge programmability
SCLK
LOW SPEED mode control for low sampling frequencies (< 50 MSPS)
SDATA
STANDBY mode – Global (ADC, internal references and output buffers are powered down)
To program using the serial interface, the internal registers must first be reset to their default values, and the
RESET pin must be kept low. In this mode, SEN, SDATA, and SCLK function as serial interface pins and are
used to access the internal registers of ADC. The registers are reset either by applying a pulse on the RESET
pin, or by a high setting on the <RST> bit (D1 in register 0x6C). The serial interface section describes the
register programming and register reset in more detail.
Since the parallel pins DFS and MODE are not used in this mode, they must be tied to ground.
For increased flexibility, a combination of serial interface registers and parallel pin controls (DFS, MODE) are
used to configure the device.
The serial registers must first be reset to their default values, and the RESET pin must be kept low. In this
mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of
ADC. The registers are reset either by applying a pulse on RESET pin or by a high setting on the <RST> bit (D1
in register 0x6C). The serial interface section describes the register programming and register reset in more
detail.
The parallel interface control pins DFS and MODE are used, and their function is determined by the appropriate
voltage levels as described in Table 6 and Table 7. The voltage levels are derived by using a resistor string as
illustrated in Figure 4. Since some functions are controlled using both the parallel pins and serial registers, the
priority between the two is determined by a priority table (Table 2).
11
Submit Documentation Feedback


Podobny numer części - ADS5545

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
ADS5545 TI-ADS5545 Datasheet
381Kb / 8P
[Old version datasheet]   14-BITS, 170 MSPS ADC WITH LVDS/CMOS OUTPUTS
ADS5545 TI-ADS5545 Datasheet
1Mb / 57P
[Old version datasheet]   12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5545 TI-ADS5545 Datasheet
1Mb / 57P
[Old version datasheet]   14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5545 TI-ADS5545 Datasheet
1Mb / 54P
[Old version datasheet]   11-BIT, 200 MSPS ADC
ADS5545IRGZ TI-ADS5545IRGZ Datasheet
381Kb / 8P
[Old version datasheet]   14-BITS, 170 MSPS ADC WITH LVDS/CMOS OUTPUTS
More results

Podobny opis - ADS5545

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
ADS5525 TI-ADS5525 Datasheet
806Kb / 48P
[Old version datasheet]   12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5525 TI1-ADS5525_14 Datasheet
2Mb / 59P
[Old version datasheet]   12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547 TI-ADS5547 Datasheet
1Mb / 50P
[Old version datasheet]   14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5545 TI-ADS5545 Datasheet
381Kb / 8P
[Old version datasheet]   14-BITS, 170 MSPS ADC WITH LVDS/CMOS OUTPUTS
ADS5546 TI-ADS5546 Datasheet
1Mb / 50P
[Old version datasheet]   14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547 TI-ADS5547_07 Datasheet
1Mb / 57P
[Old version datasheet]   14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS6142-HT TI1-ADS6142-HT Datasheet
970Kb / 49P
[Old version datasheet]   14-BITS, 65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5527 TI-ADS5527_07 Datasheet
1Mb / 57P
[Old version datasheet]   12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5527 TI-ADS5527 Datasheet
1Mb / 49P
[Old version datasheet]   12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS6143IRHB25 TI1-ADS6143IRHB25 Datasheet
2Mb / 67P
[Old version datasheet]   14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com