Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CD74AC112EE4 Arkusz danych(PDF) 5 Page - Texas Instruments

Numer części CD74AC112EE4
Szczegółowy opis  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI1 [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI1 - Texas Instruments

CD74AC112EE4 Arkusz danych(HTML) 5 Page - Texas Instruments

  CD74AC112EE4 Datasheet HTML 1Page - Texas Instruments CD74AC112EE4 Datasheet HTML 2Page - Texas Instruments CD74AC112EE4 Datasheet HTML 3Page - Texas Instruments CD74AC112EE4 Datasheet HTML 4Page - Texas Instruments CD74AC112EE4 Datasheet HTML 5Page - Texas Instruments CD74AC112EE4 Datasheet HTML 6Page - Texas Instruments CD74AC112EE4 Datasheet HTML 7Page - Texas Instruments CD74AC112EE4 Datasheet HTML 8Page - Texas Instruments CD74AC112EE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
switching characteristics over recommended operating free-air temperature range,
VCC = 1.5 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
fmax
8
9
MHz
tPLH
CLK
QQ
129
117
ns
tPLH
CLR or PRE
Q or Q
153
139
ns
tPHL
CLK
QorQ
129
117
ns
tPHL
CLR or PRE
Q or Q
153
139
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
fmax
71
81
MHz
tPLH
CLK
QQ
3.6
14.4
3.7
13.1
ns
tPLH
CLR or PRE
Q or Q
4.3
17.1
4.4
15.5
ns
tPHL
CLK
QorQ
3.6
14.4
3.7
13.1
ns
tPHL
CLR or PRE
Q or Q
4.3
17.1
4.4
15.5
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
fmax
100
114
MHz
tPLH
CLK
QQ
2.6
10.3
2.7
9.4
ns
tPLH
CLR or PRE
Q or Q
3.1
12.2
3.2
11.1
ns
tPHL
CLK
QorQ
2.6
10.3
2.7
9.4
ns
tPHL
CLR or PRE
Q or Q
3.1
12.2
3.2
11.1
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TYP
UNIT
Cpd
Power dissipation capacitance
56
pF


Podobny numer części - CD74AC112EE4

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CD74AC112EE4 TI-CD74AC112EE4 Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

Podobny opis - CD74AC112EE4

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
SN54H103 TI-SN54H103 Datasheet
157Kb / 3P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR
SN54LS113A TI-SN54LS113A Datasheet
259Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
logo
NXP Semiconductors
74F113 PHILIPS-74F113 Datasheet
81Kb / 10P
   Dual J-K negative edge-triggered flip-flops without reset
1991 Feb 14
logo
Hitachi Semiconductor
HD74LS107A HITACHI-HD74LS107A Datasheet
70Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Clear)
logo
Renesas Technology Corp
HD74LS107A RENESAS-HD74LS107A Datasheet
95Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops (with Clear)
logo
Hitachi Semiconductor
HD74LS113 HITACHI-HD74LS113 Datasheet
67Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset)
logo
Texas Instruments
SN54ALS113A TI1-SN54ALS113A Datasheet
74Kb / 4P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com