CDC330

CLOCK DRIVER

WITH 3-STATE OUTPUTS

SCAS329A – OCTOBER 1993 – REVISED MARCH 1994

Copyright

2–1

POST OFFICE BOX 655303

Clock-Distribution and Clock-Generation

Applications

Three Same-Frequency Clock Outputs

Four Half-Frequency Clock Outputs

Switching Noise

Significantly Reduces Power Dissipation

description

The CDC330 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring

output signals at both the primary clock frequency and one-half the primary clock frequency.

This device contains two banks that fan out one input to three same-frequency outputs and one bank that fans

out one input to four half-frequency outputs with minimum skew for clock distribution. Each bank of Y outputs

switch in phase and at the same frequency as its clock (A) input. The four Q outputs switch at one-half the

frequency of their clock (2A) input.

When the output-enable (2OE) input is low and the preset (PRE) input is high, the Q outputs toggle on

high-to-low transitions of 2A. Taking PRE low asynchronously presets the Q outputs to the high level. When a

bank’s OE input is high, the outputs are in the high-impedance state.

The CDC330 is characterized for operation from 0

°C to 70°C.

FUNCTION TABLES

INPUTS

OUTPUTS

nOE

nA

OUTPUTS

nY1 – nY3

H

X

Z

L

LL

L

H

H

n = 1, 3

INPUTS

OUTPUTS

2OE

PRE

2A

2Q1 – 2Q3

H

X

X

Z

L

LL

H

L

H

↓

Toggle

1

2

3

4

5

6

7

8

9

10

11

12

24

23

22

21

20

19

18

17

16

15

14

13

GND

1Y1

1Y2

GND

2Q1

2OE

2A

2Q2

GND

3Y1

3Y2

GND

1OE

1Y3

1A

PRE

2Q3

GND

2Q4

3OE

3Y3

3A

DW PACKAGE

(TOP VIEW)

EPIC-

ΙΙB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.