SN54ABT16501, SN74ABT16501

18-BIT UNIVERSAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS086C – FEBRUARY 1991 – REVISED JANUARY 1997

1

POST OFFICE BOX 655303

Widebus

™ Family

Significantly Reduces Power Dissipation

Combines D-Type Latches and D-Type

Flip-Flops for Operation in Transparent,

Latched, or Clocked Mode

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

JEDEC Standard JESD-17

Layout

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers consist of

storage elements that can operate either as

D-type latches or D-type flip-flops to allow data

flow in transparent or clocked modes.

Data flow in each direction is controlled by

output-enable (OEAB and OEBA), latch-enable

(LEAB and LEBA), and clock (CLKAB and

CLKBA) inputs. For A-to-B data flow, the device

operates in the transparent mode when LEAB is

high. When LEAB is low, the A data is latched if

CLKAB is held at a high or low logic level. If LEAB

is low, the A data is stored in the latch/flip-flop on

the low-to-high transition of CLKAB. When OEAB

is high, the outputs are active. When OEAB is low,

the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are

complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a

determined by the current-sourcing/current-sinking capability of the driver.

Copyright

© 1997, Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-

ΙΙB, and UBT are trademarks of Texas Instruments Incorporated.

SN54ABT16501 . . . WD PACKAGE

SN74ABT16501 . . . DGG OR DL PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

OEAB

LEAB

A1

GND

A2

A3

A4

A5

A6

GND

A7

A8

A9

A10

A11

A12

GND

A13

A14

A15

A16

A17

GND

A18

OEBA

LEBA

GND

CLKAB

B1

GND

B2

B3

B4

B5

B6

GND

B7

B8

B9

B10

B11

B12

GND

B13

B14

B15

B16

B17

GND

B18

CLKBA

GND