www.ti.com

FEATURES

DESCRIPTION

DGG OR DL PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

1OE

1Q1

1Q2

GND

1Q3

1Q4

1Q5

1Q6

1Q7

GND

1Q8

1Q9

1Q10

2Q1

2Q2

2Q3

GND

2Q4

2Q5

2Q6

2Q7

2Q8

GND

2Q9

2Q10

2OE

1LE

1D1

1D2

GND

1D3

1D4

1D5

1D6

1D7

GND

1D8

1D9

1D10

2D1

2D2

2D3

GND

2D4

2D5

2D6

2D7

2D8

GND

2D9

2D10

2LE

SN74ALVCH162841

20-BIT BUS-INTERFACE D-TYPE LATCH

WITH 3-STATE OUTPUTS

SCES088E – OCTOBER 1996 – REVISED SEPTEMBER 2004

•

Member of the Texas Instruments Widebus™

Family

•

EPIC™ (Enhanced-Performance Implanted

CMOS) Submicron Process

•

Output Ports Have Equivalent 26-

Ω Series

Resistors, So No External Resistors Are

Required

•

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

•

Latch-Up Performance Exceeds 250 mA Per

JESD 17

•

Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

•

Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

NOTE: For tape-and-reel order entry, the DGGR package is

abbreviated to GR.

This 20-bit bus-interface D-type latch is designed for

The SN74ALVCH162841 features 3-state outputs

designed specifically for driving highly capacitive or

relatively

low-impedance

loads.

This

device

is

particularly suitable for implementing buffer registers,

unidirectional bus drivers, and working registers.

The SN74ALVCH162841 can be used as two 10-bit

latches or one 20-bit latch. The 20-bit latch is a

transparent D-type latch. The device has noninverting

data (D) inputs and provides true data at its outputs.

While the latch-enable (1LE or 2LE) input is high, the

Q outputs of the corresponding 10-bit latch follow the

D inputs. When LE is taken low, the Q outputs are

latched at the levels set up at the D inputs.

<br/>

A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch

in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state,

the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered

while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-

Ω resistors to reduce overshoot and

undershoot.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Copyright © 1996–2004, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.