LC75886PW

No.A1391-9/36

(2) When CL is stopped at the high level

Note: B0 to B3, A0 to A3 ········· CCB address

DD ································· Direction data

• CCB address ···············“42H”

• D1 to D224 ·················Display data

• OC ······························RC oscillator operating mode/external clock operationg mode switching control data

• PC50, PC51·················General-purpose output port/clock output port/segment output port switching control data

• KSC ····························Key scan operation enabled/disabled state setting control data

• S0, S1··························Sleep control data

• K0, K1 ························Key scan output/segment output switching control data

• P0 to P2·······················Segment output port/general-purpose output port switching control data

• SC·······························Segment on/off control data

• FC0 to FC2 ·················Common and segment output waveform frame frequency control data

B1

B0

D2

D1

1

0

D50

KSC

DD

(3 bits)

Control data (13 bits)

Display data (56 bits)

DI

CL

CE

0

0

0

D53

1

0

0

B3

B2

A1

A0

A3

A2

D51

D55

D54

D56

SC

P2

P1

P0

0

0

0

K1

S0 S1 K0

D52

D47 D48 D49

PC51

PC50

OC

0

DO

B1

B0

D58

D57

1

0

0

0

0

1

0

0

B3

B2

A1

A0

A3

A2

FC2

FC1

FC0

0

1

0

0

0

0

0

0

0

0

0

0

0

D112

D111

D110

D109

D108

D107

D106

D105

D104

D103

B1

B0

1

0

0

0

0

1

0

0

B3

B2

A1

A0

A3

A2

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

D168

D167

D166

D165

D164

D163

D162

D161

D160

D159

D114

D113

B1

B0

1

0

0

0

0

1

0

0

B3

B2

A1

A0

A3

A2

0

0

0

0

1

1

0

0

0

0

0

0

0

0

0

0

D224

D223

D222

D221

D220

D219

D218

D217

D216

D215

D170

D169

DD

(3 bits)

Control data (13 bits)

Display data (56 bits)

DD

(3 bits)

Fixed data (13 bits)

Display data (56 bits)

DD

(3 bits)

Fixed data (13 bits)

Display data (56 bits)