Zakładka z wyszukiwarką danych komponentów
  Polish  ▼

Delete All
ON OFF
ALLDATASHEET.PL

X  

Preview PDF Download HTML

AD1835 Arkusz danych(PDF) 5 Page - Analog Devices

Numer części AD1835
Szczegółowy opis  2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD1835 Arkusz danych(HTML) 5 Page - Analog Devices

  AD1835 Datasheet HTML 1Page - Analog Devices AD1835 Datasheet HTML 2Page - Analog Devices AD1835 Datasheet HTML 3Page - Analog Devices AD1835 Datasheet HTML 4Page - Analog Devices AD1835 Datasheet HTML 5Page - Analog Devices AD1835 Datasheet HTML 6Page - Analog Devices AD1835 Datasheet HTML 7Page - Analog Devices AD1835 Datasheet HTML 8Page - Analog Devices AD1835 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 23 page
background image
REV. PrA
PRELIMINARY TECHNICAL DATA
–5–
AD1835
Parameter
Min
Max
Unit
Comments
TDM256 MODE (Master)
tTBD
BCLK Delay
20
ns
From MCLK Rising
tFSD
FSTDM Delay
5
ns
From BCLK Rising
tTABDD
ASDATA Delay
10
ns
From BCLK Rising
tTDDS
DSDATA1 Setup
15
ns
To BCLK Falling
tTDDH
DSDATA1 Hold
15
ns
From BCLK Falling
TDM256 MODE (Slave)
fAB
BCLK Frequency
256
fS
ns
tTBCH
BCLK High
min
ns
tTBCL
BCLK Low
min
ns
tTFS
FSTDM Setup
min
ns
To BCLK Falling
tTFH
FSTDM Hold
min
ns
From BCLK Falling
tABDD
ASDATA Delay
max
ns
From BCLK Rising
tTDDS
DSDATA1 Setup
min
ns
To BCLK Falling
tTDDH
DSDATA1 Hold
min
ns
From BCLK Falling
TDM512 MODE (Master)
tABDH
BCLK Delay
40
ns
From MCLK Rising
tFSD
FSTDM Delay
5
ns
From BCLK Rising
tTABDD
ASDATA Delay
10
ns
From BCLK Rising
tTDDS
DSDATA1 Setup
15
ns
To BCLK Falling
tTDDH
DSDATA1 Hold
15
ns
From BCLK Falling
TDM512 MODE (Slave)
fAB
BCLK Frequency
512
fS
tTBCH
BCLK High
20
ns
tTBCL
BCLK Low
20
ns
tTFS
FSTDM Setup
5
ns
To BCLK Rising
tTFH
FSTDM Hold
10
ns
From BCLK Rising
tTABDD
ASDATA Delay
20
ns
From BCLK Rising
tTDDS
DSDATA1 Setup
5
ns
To BCLK Rising
tTDDH
DSDATA1 Hold
10
ns
From BCLK Rising
AUXILIARY INTERFACE
tAXDS
AAUXDATA Setup
10
ns
To AUXBCLK Rising
tAXDH
AAUXDATA Hold
10
ns
From AUXBCLK Rising
fABP
AUXBCLK Frequency
64
fS
Slave Mode
tAXBH
AUXBCLK High
15
ns
tAXBL
AUXBCLK Low
15
ns
tAXLS
AUXLRCLK Setup
10
ns
To AUXBCLK Rising
tAXLH
AUXLRCLK Hold
10
ns
From AUXBCLK Rising
Master Mode
tAUXLRCLK
AUXLRCLK Delay
5
ns
From AUXBCLK Falling
tAUXBCLK
AUXBCLK Delay
15
ns
From MCLK Rising Edge
Specifications subject to change without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn