Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADP3204JCP Arkusz danych(PDF) 6 Page - Analog Devices

Numer części ADP3204JCP
Szczegółowy opis  3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADP3204JCP Arkusz danych(HTML) 6 Page - Analog Devices

Back Button ADP3204JCP Datasheet HTML 2Page - Analog Devices ADP3204JCP Datasheet HTML 3Page - Analog Devices ADP3204JCP Datasheet HTML 4Page - Analog Devices ADP3204JCP Datasheet HTML 5Page - Analog Devices ADP3204JCP Datasheet HTML 6Page - Analog Devices ADP3204JCP Datasheet HTML 7Page - Analog Devices ADP3204JCP Datasheet HTML 8Page - Analog Devices ADP3204JCP Datasheet HTML 9Page - Analog Devices ADP3204JCP Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
REV. 0
–6–
ADP3204
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Function
1–5
VID[4:0]
Voltage Identification Inputs. These are the VID inputs for logic control of the programmed
reference voltage that appears at the DACOUT pin, and, via external component configura-
tion, is used for setting the output voltage regulation point. The VID pins have a specified internal
pull-up current that, if left open, will default the pins to a logic high state. The VID code does not set
the DAC output voltage directly but through a transparent latch that is clocked by the
BOM pin’s
GMUXSEL signal rising and falling edge.
6
BOM
Battery Optimized Mode Control (Active Low). This digital input pin corresponds to the system’s
GMUXSEL signal that corresponds to Battery Optimized Mode of the CPU operation in its active
low state and Performance Optimized Mode (POM) in its deactivated high state. The signal also
controls the optimal positioning of the core voltage regulation level by offsetting it downward in
Battery Optimized Mode according to the functionality of the BSHIFT and RAMP pins. It is also
used to initiate a masking period for the PWRGD signal whenever a GMUXSEL signal transition occurs.
7
DPSLP
Deep Sleep Mode Control (Active Low). This is a digital input pin corresponding to the system’s
STPCPU signal that, in its active state, corresponds to Deep Sleep Mode of the CPU operation,
which is a subset operating mode of either
BOM or POM operation. The signal controls the optimal
positioning of the core voltage regulation level by offsetting it downward according to the function-
ality of the DSHIFT and RAMP pins.
8
DPRSLP
Deeper Sleep Mode Control (Active High). This is a digital input pin corresponding to the system’s
DPRSLPVR signal corresponding to Deeper Sleep Mode of the CPU operation. When the signal
when it is activated it controls the DAC output voltage by disconnecting the VID signals from the
DAC input and setting a specified internal Deeper Sleep code instead. At de-assertion of the DPRSLPVR
signal, the DAC output voltage returns to the voltage level determined by the externalVID code.
The DPRSLPVR signal is also used to initiate a blanking period for the PWRGD signal to disable its
response to a pending dynamic core voltage change that corresponds to the VID code transition.
9PWRGD
Power Good (Active High). This open-drain output pin, via the assistance of an external pull-up
resistor to the desired voltage, indicates that the core voltage is within the specified tolerance
of the VID programmed value, or else is in a VID transition state as indicated by a recent state
transition of either the
BOM or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is
disabled in UVLO mode, or starting up, or the COREFB voltage is out of the core power-good
window. The open-drain output allows external wired ANDing (logical NORing) with other open
drain/collector power-good indicators.
10
SD
Shutdown (Active Low). This is a digital input pin coming from a system signal that, in its active
state shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum
power savings.
PIN CONFIGURATION
24
23
22
21
20
19
18
17
PIN 1
IDENTIFIER
TOP VIEW
(Not to Scale)
VID4
VID3
VID2
VID1
VID0
BOM
DPSLP
ADP3204
32 31 30
29
28
27
26 25
9
10 11
12
13
14 15 16
DPRSLP
1
2
3
4
5
6
7
8
VCC
CS3
CS2
CS1
OUT3
OUT2
OUT1
GND


Podobny numer części - ADP3204JCP

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADP320 AD-ADP320 Datasheet
716Kb / 20P
   Triple, 200 mA, Low Noise, High PSRR Voltage Regulator
REV. 0
ADP3203 AD-ADP3203 Datasheet
153Kb / 12P
   2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs
REV. PrD 1/02
ADP3203JRU-085-RL AD-ADP3203JRU-085-RL Datasheet
153Kb / 12P
   2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs
REV. PrD 1/02
ADP3203JRU-10-RL AD-ADP3203JRU-10-RL Datasheet
153Kb / 12P
   2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs
REV. PrD 1/02
ADP3203JRU-10-RL7 AD-ADP3203JRU-10-RL7 Datasheet
153Kb / 12P
   2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs
REV. PrD 1/02
More results

Podobny opis - ADP3204JCP

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADP3203 AD-ADP3203 Datasheet
153Kb / 12P
   2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs
REV. PrD 1/02
ADP3422 AD-ADP3422 Datasheet
174Kb / 16P
   IMVP-II-Compliant Core Power Controller for Mobile CPUs
REV. 0
ADP3205 AD-ADP3205 Datasheet
70Kb / 1P
   Multiphase IMVP-IV Core Controller for Mobile CPUs
REV. 0
logo
Intersil Corporation
ISL6261 INTERSIL-ISL6261 Datasheet
1Mb / 34P
   Single-Phase Core Regulator for IMVP-6 Mobile CPUs
ISL6262CRZ-T INTERSIL-ISL6262CRZ-T Datasheet
562Kb / 27P
   Two-Phase Core Regulator for IMVP-6 Mobile CPUs
May 15, 2006
logo
Renesas Technology Corp
ISL6261A RENESAS-ISL6261A Datasheet
1Mb / 34P
   Single-Phase Core Regulator for IMVP-6짰 Mobile CPUs
logo
Intersil Corporation
ISL6261A INTERSIL-ISL6261A Datasheet
1Mb / 34P
   Single-Phase Core Regulator for IMVP-6 Mobile CPUs
logo
Renesas Technology Corp
ISL6262 RENESAS-ISL6262 Datasheet
1Mb / 27P
   Two-Phase Core Regulator for IMVP-6 Mobile CPUs
logo
Intersil Corporation
ISL6262 INTERSIL-ISL6262 Datasheet
562Kb / 27P
   Two-Phase Core Regulator for IMVP-6 Mobile CPUs
logo
Renesas Technology Corp
ISL6261 RENESAS-ISL6261 Datasheet
1Mb / 34P
   Single-Phase Core Regulator for IMVP-6짰 Mobile CPUs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com