Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

DM7497N Arkusz danych(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części DM7497N
Szczegółowy opis  Synchronous Modulo-64 Bit Rate Multiplier
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa  http://www.national.com
Logo NSC - National Semiconductor (TI)

DM7497N Arkusz danych(HTML) 4 Page - National Semiconductor (TI)

  DM7497N Datasheet HTML 1Page - National Semiconductor (TI) DM7497N Datasheet HTML 2Page - National Semiconductor (TI) DM7497N Datasheet HTML 3Page - National Semiconductor (TI) DM7497N Datasheet HTML 4Page - National Semiconductor (TI) DM7497N Datasheet HTML 5Page - National Semiconductor (TI) DM7497N Datasheet HTML 6Page - National Semiconductor (TI) DM7497N Datasheet HTML 7Page - National Semiconductor (TI) DM7497N Datasheet HTML 8Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
Functional Description
The ’97 contains six JK flip-flops connected as a synchro-
nous modulo-64 binary counter A LOW signal on the Count
Enable (CE) input permits counting with all state changes
initiated simultaneously by the rising edge of the clock
When the count reaches maximum (63) with all Qs HIGH
the Terminal Count (TC) output will be LOW if CE is LOW A
HIGH signal on Master Reset (MR) resets the flip-flops and
prevents counting although output pulses can still occur if
the clock is running EZ is LOW and S5 is HIGH
The flip-flop outputs are decoded by a 6-wide AND-OR-IN-
VERT gate Each AND gate also contains the buffered and
inverted CP and Z-enable (EZ) functions as well as one of
the Select (S0 – S5) inputs The Z output OZ is normally
HIGH and goes LOW when CP and EZ are LOW and any of
the AND gates has its other inputs HIGH The AND gates
are enabled by the counter at different times and different
rates relative to the clock For example the gate to which
S5 is connected is enabled during every other clock period
assuming S5 is HIGH Thus during one complete cycle of
the counter (64 clocks) the S5 gate is enabled 32 times and
can therefore gate 32 clocks per cycle to the output The S4
gate is enabled 16 times per cycle the S3 gate 8 times per
cycle etc The output pulse rate thus depends on the clock
rate and which of the S0 – S5 inputs is HIGH
fout e
m
64
 fin
Where m e S5
 25 a S4  24 a S3  23 a S2  22 a S1
 21 a S0  20
Thus by appropriate choice of signals applied to the S0 – S5
inputs the output pulse rate can range from
to
of
the clock rate as suggested in Rate Select Table There is
no output pulse when the counter is in the ‘‘all ones’’ condi-
tion When m is 1 2 4 8 16 or 32 the output pulses are
evenly spaced assuming that the clock frequency is con-
stant For any other value of m the output pulses are not
evenly spaced since the pulse train is formed by interleav-
ing pulses passed by two or more of the AND gates The
Pulse Pattern Table indicates the output pattern for several
values of m In each row a one means that the OZ output
will be HIGH during that entire clock period while a zero
means that OZ will be LOW when the clock is LOW in that
period The first column in the output field coincides with the
‘‘all zeroes’’ condition of the counter while the last column
represents the ‘‘all ones’’ condition The pulse pattern for
any particular value of m can be deduced by factoring it into
the sum of appropriate powers of two (eg 19 e 16 a 2 a
1) and combining the pulses (ie
the zeroes) shown for
each for the relevant powers of two (eg for m e 16 2 and
1)
The Y output OY is the complement of OZ and is thus nor-
mally LOW A LOW signal on the Y-enable input EY dis-
ables Oy To expand the multiplier to 12-bit rate select two
packages can be cascaded as shown in
Figure A Both cir-
cuits operate from the basic clock with the TC output of the
first acting to enable both counting and the output pulses of
the second package Thus the second counter advances at
only
the rate of the first and a full cycle of the two coun-
ters combined requires 4096 clocks Each rate select input
of the first package has 64 times the weight of its counter-
part in the second package
fout e
m1 a m2
64
 64
 fin
Where m1 e S5  211 a S4  210 a S3  29 a S2  28 a
S1
 27 a S0  26 (first package)
m2 e S5  25 a S4  24 a S3  23 a S2  22 a
S1
 21 a S0  20 (second package)
Combined output pulses are obtained in
Figure A by letting
the Z output of the first circuit act as the Y-enable function
for the second with the interleaved pulses obtained from
the Y output of the second package being opposite in phase
to the clock
TLF9780 – 3
FIGURE A Cascading for 12-Bit Rate Select
4


Podobny numer części - DM7497N

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Fairchild Semiconductor
DM7490A FAIRCHILD-DM7490A Datasheet
47Kb / 5P
   Decade and Binary Counters
logo
National Semiconductor ...
DM7490A NSC-DM7490A Datasheet
175Kb / 7P
   Decade, and Binary Counters
DM7490AN NSC-DM7490AN Datasheet
133Kb / 10P
   Decade and Binary Counters
logo
Fairchild Semiconductor
DM7490AN FAIRCHILD-DM7490AN Datasheet
47Kb / 5P
   Decade and Binary Counters
logo
National Semiconductor ...
DM7493A NSC-DM7493A Datasheet
175Kb / 7P
   Decade, and Binary Counters
More results

Podobny opis - DM7497N

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Fairchild Semiconductor
54167 FAIRCHILD-54167 Datasheet
297Kb / 6P
   SYNCHRONOUS DECADE RATE MULTIPLIER
logo
Motorola, Inc
MC14527B MOTOROLA-MC14527B Datasheet
249Kb / 8P
   BCD Rate Multiplier
logo
Mitsubishi Electric Sem...
MH8D64AKQC-75 MITSUBISHI-MH8D64AKQC-75 Datasheet
340Kb / 40P
   536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MH32D64AKQJ-75 MITSUBISHI-MH32D64AKQJ-75 Datasheet
343Kb / 40P
   2,147,483,684-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MH16D64AKQC-75 MITSUBISHI-MH16D64AKQC-75 Datasheet
329Kb / 37P
   1,073,741,824-BIT (16,777,216-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MH32D64KQH-75 MITSUBISHI-MH32D64KQH-75 Datasheet
350Kb / 40P
   2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MH64D64AKQH-75 MITSUBISHI-MH64D64AKQH-75 Datasheet
362Kb / 40P
   4,294,967,296-BIT (67,108,864-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
logo
STMicroelectronics
HCC4089B STMICROELECTRONICS-HCC4089B Datasheet
234Kb / 13P
   BINARY RATE MULTIPLIER
HCF4089B STMICROELECTRONICS-HCF4089B_02 Datasheet
573Kb / 11P
   BINARY RATE MULTIPLIER
logo
NXP Semiconductors
HEF4527B PHILIPS-HEF4527B Datasheet
95Kb / 10P
   BCD rate multiplier
January 1995
More results


Html Pages

1 2 3 4 5 6 7 8


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com