Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-BF700KCPZ-1 Arkusz danych(PDF) 5 Page - Analog Devices

Numer części ADSP-BF700KCPZ-1
Szczegółowy opis  Instruction set compatible with previous Blackfin products
Download  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF700KCPZ-1 Arkusz danych(HTML) 5 Page - Analog Devices

  ADSP-BF700KCPZ-1 Datasheet HTML 1Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 2Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 3Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 4Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 5Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 6Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 7Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 8Page - Analog Devices ADSP-BF700KCPZ-1 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 116 page
background image
Rev. A
|
Page 5 of 116
|
September 2015
ADSP-BF700/701/702/703/704/705/706/707
The program sequencer controls the flow of instruction execu-
tion, including instruction alignment and decoding. For
program flow control, the sequencer supports PC relative and
indirect conditional jumps (with dynamic branch prediction),
and subroutine calls. Hardware supports zero-overhead loop-
ing. The architecture is fully interlocked, meaning that the
programmer need not manage the pipeline when executing
instructions with data dependencies.
The address arithmetic unit provides two addresses for simulta-
neous dual fetches from memory. It contains a multiported
register file consisting of four sets of 32-bit index, modify,
length, and base registers (for circular buffering), and eight
additional 32-bit pointer registers (for C-style indexed stack
manipulation).
The Blackfin processor supports a modified Harvard architec-
ture in combination with a hierarchical memory structure. Level
1 (L1) memories are those that typically operate at the full pro-
cessor speed with little or no latency. At the L1 level, the
instruction memory holds instructions only. The data memory
holds data, and a dedicated scratchpad data memory stores
stack and local variable information.
In addition, multiple L1 memory blocks are provided, offering a
configurable mix of SRAM and cache. The memory manage-
ment unit (MMU) provides memory protection for individual
tasks that may be operating on the core and can protect system
registers from unintended access.
The architecture provides three modes of operation: user mode,
supervisor mode, and emulation mode. User mode has
restricted access to certain system resources, thus providing a
protected software environment, while supervisor mode has
unrestricted access to the system and core resources.
INSTRUCTION SET DESCRIPTION
The Blackfin processor instruction set has been optimized so
that 16-bit opcodes represent the most frequently used instruc-
tions, resulting in excellent compiled code density. Complex
DSP instructions are encoded into 32-bit opcodes, representing
fully featured multifunction instructions. The Blackfin proces-
sor supports a limited multi-issue capability, where a 32-bit
instruction can be issued in parallel with two 16-bit instruc-
tions, allowing the programmer to use many of the core
resources in a single instruction cycle.
The Blackfin processor family assembly language instruction set
employs an algebraic syntax designed for ease of coding and
readability. The instructions have been specifically tuned to pro-
vide a flexible, densely encoded instruction set that compiles to
a very small final memory size. The instruction set also provides
fully featured multifunction instructions that allow the pro-
grammer to use many of the processor core resources in a single
instruction. Coupled with many features more often seen on
microcontrollers, this instruction set is very efficient when com-
piling C and C++ source code. In addition, the architecture
supports both user (algorithm/application code) and supervisor
(O/S kernel, device drivers, debuggers, ISRs) modes of opera-
tion, allowing multiple levels of access to core processor
resources.
The assembly language, which takes advantage of the proces-
sor’s unique architecture, offers the following advantages:
• Seamlessly integrated DSP/MCU features are optimized for
both 8-bit and 16-bit operations.
• A multi-issue load/store modified-Harvard architecture,
which supports two 16-bit MAC or four 8-bit ALU + two
load/store + two pointer updates per cycle.
• All registers, I/O, and memory are mapped into a unified
4G byte memory space, providing a simplified program-
ming model.
• Control of all asynchronous and synchronous events to the
processor is handled by two subsystems: the core event
controller (CEC) and the system event controller (SEC).
• Microcontroller features, such as arbitrary bit and bit-field
manipulation, insertion, and extraction; integer operations
on 8-, 16-, and 32-bit data-types; and separate user and
supervisor stack pointers.
• Code density enhancements, which include intermixing of
16-bit and 32-bit instructions (no mode switching, no code
segregation). Frequently used instructions are encoded
in 16 bits.
PROCESSOR INFRASTRUCTURE
The following sections provide information on the primary
infrastructure components of the ADSP-BF70x processor.
DMA Controllers
The processor uses direct memory access (DMA) to transfer
data within memory spaces or between a memory space and a
peripheral. The processor can specify data transfer operations
and return to normal processing while the fully integrated DMA
controller carries out the data transfers independent of proces-
sor activity.
DMA transfers can occur between memory and a peripheral or
between one memory and another memory. Each memory-to-
memory DMA stream uses two channels, where one channel is
the source channel, and the second is the destination channel.
All DMAs can transport data to and from all on-chip and off-
chip memories. Programs can use two types of DMA transfers,
descriptor-based or register-based. Register-based DMA allows
the processor to directly program DMA control registers to ini-
tiate a DMA transfer. On completion, the control registers may
be automatically updated with their original setup values for
continuous transfer. Descriptor-based DMA transfers require a
set of parameters stored within memory to initiate a DMA
sequence. Descriptor-based DMA transfers allow multiple
DMA sequences to be chained together and a DMA channel can
be programmed to automatically set up and start another DMA
transfer after the current sequence completes.
The DMA controller supports the following DMA operations.
• A single linear buffer that stops on completion.
• A linear buffer with negative, positive, or zero stride length.
• A circular, auto-refreshing buffer that interrupts when each
buffer becomes full.


Podobny numer części - ADSP-BF700KCPZ-1

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-BF504 AD-ADSP-BF504 Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF504F AD-ADSP-BF504F Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF506F AD-ADSP-BF506F Datasheet
1Mb / 75P
   ADSP-BF506F EZ-KIT Lite짰 Evaluation System Manual
Revision 1.0 December2009
ADSP-BF506F AD-ADSP-BF506F Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF512 AD-ADSP-BF512 Datasheet
1Mb / 62P
   Blackfin Embedded Processor
Rev. PrE
More results

Podobny opis - ADSP-BF700KCPZ-1

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Freescale Semiconductor...
MC912DG128ACPVE FREESCALE-MC912DG128ACPVE Datasheet
2Mb / 478P
   Upward compatible with M68HC11 instruction set
logo
SyncMOS Technologies,In...
SM59R02G1 SYNCMOS-SM59R02G1 Datasheet
786Kb / 57P
   Instruction-set compatible with MCS-51
SM59A16U1 SYNCMOS-SM59A16U1 Datasheet
2Mb / 146P
   Instruction-set compatible with MCS-51
logo
Freescale Semiconductor...
S9S08DZ32F1CLH FREESCALE-S9S08DZ32F1CLH Datasheet
2Mb / 416P
   HC08 instruction set with added BGND instruction
MC9S08GW64 FREESCALE-MC9S08GW64_11 Datasheet
1,011Kb / 42P
   HC08 instruction set with added BGND instruction
logo
SINOWEALTH Electronic L...
SH79F1617 SINOWEALTH-SH79F1617 Datasheet
1Mb / 99P
   8bits micro-controller with Pipe-line structured 8051 compatible instruction set
V2.0
logo
STMicroelectronics
STLUX385 STMICROELECTRONICS-STLUX385 Datasheet
171Kb / 10P
   Extended instruction set
February 2013 Rev 2
STM8S007C8 STMICROELECTRONICS-STM8S007C8 Datasheet
1Mb / 92P
   Extended instruction set
March 2015 Rev 5
STM8S005C6 STMICROELECTRONICS-STM8S005C6 Datasheet
1Mb / 97P
   Extended instruction set
March 2015 Rev 4
logo
Samsung semiconductor
S3C72G9 SAMSUNG-S3C72G9 Datasheet
1,011Kb / 96P
   SAM47 INSTRUCTION SET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com