Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-BF703KBCZ-3 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części ADSP-BF703KBCZ-3
Szczegółowy opis  Instruction set compatible with previous Blackfin products
Download  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF703KBCZ-3 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button ADSP-BF703KBCZ-3 Datasheet HTML 2Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 3Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 4Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 5Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 6Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 7Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 8Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 9Page - Analog Devices ADSP-BF703KBCZ-3 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 116 page
background image
Rev. A
|
Page 6 of 116
|
September 2015
ADSP-BF700/701/702/703/704/705/706/707
• A similar buffer that interrupts on fractional buffers (for
example, 1/2, 1/4).
• 1D DMA—uses a set of identical ping-pong buffers defined
by a linked ring of two-word descriptor sets, each contain-
ing a link pointer and an address.
• 1D DMA—uses a linked list of 4 word descriptor sets con-
taining a link pointer, an address, a length, and a
configuration.
• 2D DMA—uses an array of one-word descriptor sets, spec-
ifying only the base DMA address.
• 2D DMA—uses a linked list of multi-word descriptor sets,
specifying everything.
Event Handling
The processor provides event handling that supports both nest-
ing and prioritization. Nesting allows multiple event service
routines to be active simultaneously. Prioritization ensures that
servicing of a higher-priority event takes precedence over ser-
vicing of a lower-priority event. The processor provides support
for five different types of events:
• Emulation—An emulation event causes the processor to
enter emulation mode, allowing command and control of
the processor through the JTAG interface.
• Reset—This event resets the processor.
• Nonmaskable interrupt (NMI)—The NMI event can be
generated either by the software watchdog timer, by the
NMI input signal to the processor, or by software. The
NMI event is frequently used as a power-down indicator to
initiate an orderly shutdown of the system.
• Exceptions—Events that occur synchronously to program
flow (in other words, the exception is taken before the
instruction is allowed to complete). Conditions such as
data alignment violations and undefined instructions cause
exceptions.
• Interrupts —Events that occur asynchronously to program
flow. They are caused by input signals, timers, and other
peripherals, as well as by an explicit software instruction.
System Event Controller (SEC)
The SEC manages the enabling, prioritization, and routing of
events from each system interrupt or fault source. Additionally,
it provides notification and identification of the highest priority
active system interrupt request to the core and routes system
fault sources to its integrated fault management unit. The SEC
triggers core general-purpose interrupt IVG11. It is recom-
mended that IVG11 be set to allow self-nesting. The four lower
priority interrupts (IVG15-12) may be used for software
interrupts.
Trigger Routing Unit (TRU)
The TRU provides system-level sequence control without core
intervention. The TRU maps trigger masters (generators of trig-
gers) to trigger slaves (receivers of triggers). Slave endpoints can
be configured to respond to triggers in various ways. Common
applications enabled by the TRU include:
• Automatically triggering the start of a DMA sequence after
a sequence from another DMA channel completes
• Software triggering
• Synchronization of concurrent activities
General-Purpose I/O (GPIO)
Each general-purpose port pin can be individually controlled by
manipulation of the port control, status, and interrupt registers:
• GPIO direction control register—Specifies the direction of
each individual GPIO pin as input or output.
• GPIO control and status registers—A write one to modify
mechanism allows any combination of individual GPIO
pins to be modified in a single instruction, without affect-
ing the level of any other GPIO pins.
• GPIO interrupt mask registers—Allow each individual
GPIO pin to function as an interrupt to the processor.
GPIO pins defined as inputs can be configured to generate
hardware interrupts, while output pins can be triggered by
software interrupts.
• GPIO interrupt sensitivity registers—Specify whether indi-
vidual pins are level- or edge-sensitive and specify—if
edge-sensitive—whether just the rising edge or both the ris-
ing and falling edges of the signal are significant.
Pin Interrupts
Every port pin on the processor can request interrupts in either
an edge-sensitive or a level-sensitive manner with programma-
ble polarity. Interrupt functionality is decoupled from GPIO
operation. Three system-level interrupt channels (PINT0–3) are
reserved for this purpose. Each of these interrupt channels can
manage up to 32 interrupt pins. The assignment from pin to
interrupt is not performed on a pin-by-pin basis. Rather, groups
of eight pins (half ports) can be flexibly assigned to interrupt
channels.
Every pin interrupt channel features a special set of 32-bit mem-
ory-mapped registers that enable half-port assignment and
interrupt management. This includes masking, identification,
and clearing of requests. These registers also enable access to the
respective pin states and use of the interrupt latches, regardless
of whether the interrupt is masked or not. Most control registers
feature multiple MMR address entries to write-one-to-set or
write-one-to-clear them individually.
Pin Multiplexing
The processor supports a flexible multiplexing scheme that mul-
tiplexes the GPIO pins with various peripherals. A maximum of
4 peripherals plus GPIO functionality is shared by each GPIO
pin. All GPIO pins have a bypass path feature—that is, when the


Podobny numer części - ADSP-BF703KBCZ-3

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-BF504 AD-ADSP-BF504 Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF504F AD-ADSP-BF504F Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF506F AD-ADSP-BF506F Datasheet
1Mb / 75P
   ADSP-BF506F EZ-KIT Lite짰 Evaluation System Manual
Revision 1.0 December2009
ADSP-BF506F AD-ADSP-BF506F Datasheet
4Mb / 80P
   Blackfin Embedded Processor
Rev. PrC
ADSP-BF512 AD-ADSP-BF512 Datasheet
1Mb / 62P
   Blackfin Embedded Processor
Rev. PrE
More results

Podobny opis - ADSP-BF703KBCZ-3

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Freescale Semiconductor...
MC912DG128ACPVE FREESCALE-MC912DG128ACPVE Datasheet
2Mb / 478P
   Upward compatible with M68HC11 instruction set
logo
SyncMOS Technologies,In...
SM59R02G1 SYNCMOS-SM59R02G1 Datasheet
786Kb / 57P
   Instruction-set compatible with MCS-51
SM59A16U1 SYNCMOS-SM59A16U1 Datasheet
2Mb / 146P
   Instruction-set compatible with MCS-51
logo
Freescale Semiconductor...
S9S08DZ32F1CLH FREESCALE-S9S08DZ32F1CLH Datasheet
2Mb / 416P
   HC08 instruction set with added BGND instruction
MC9S08GW64 FREESCALE-MC9S08GW64_11 Datasheet
1,011Kb / 42P
   HC08 instruction set with added BGND instruction
logo
SINOWEALTH Electronic L...
SH79F1617 SINOWEALTH-SH79F1617 Datasheet
1Mb / 99P
   8bits micro-controller with Pipe-line structured 8051 compatible instruction set
V2.0
logo
STMicroelectronics
STLUX385 STMICROELECTRONICS-STLUX385 Datasheet
171Kb / 10P
   Extended instruction set
February 2013 Rev 2
STM8S007C8 STMICROELECTRONICS-STM8S007C8 Datasheet
1Mb / 92P
   Extended instruction set
March 2015 Rev 5
STM8S005C6 STMICROELECTRONICS-STM8S005C6 Datasheet
1Mb / 97P
   Extended instruction set
March 2015 Rev 4
logo
Samsung semiconductor
S3C72G9 SAMSUNG-S3C72G9 Datasheet
1,011Kb / 96P
   SAM47 INSTRUCTION SET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com