Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CDCM1804 Arkusz danych(PDF) 3 Page - Texas Instruments

Numer części CDCM1804
Szczegółowy opis  1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI1 [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI1 - Texas Instruments

CDCM1804 Arkusz danych(HTML) 3 Page - Texas Instruments

  CDCM1804_17 Datasheet HTML 1Page - Texas Instruments CDCM1804_17 Datasheet HTML 2Page - Texas Instruments CDCM1804_17 Datasheet HTML 3Page - Texas Instruments CDCM1804_17 Datasheet HTML 4Page - Texas Instruments CDCM1804_17 Datasheet HTML 5Page - Texas Instruments CDCM1804_17 Datasheet HTML 6Page - Texas Instruments CDCM1804_17 Datasheet HTML 7Page - Texas Instruments CDCM1804_17 Datasheet HTML 8Page - Texas Instruments CDCM1804_17 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
www.ti.com
CONTROL TERMINAL SETTINGS
CDCM1804
SCAS697E – JULY 2003 – REVISED MAY 2005
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
EN
1
I
ENABLE: Enables or disables all outputs simultaneously. The EN terminal offers three
(with 60-k
Ω pullup)
different configurations: tied to GND (logic 0), external 60-k
Ω pulldown resistor (pull to
VDD/2), or left floating (logic 1);
EN = 1: outputs on according to S[2:0] settings
EN = VDD/2: outputs on according to S[2:0] settings
EN = 0: outputs Y[3:0] off (high impedance)
See Table 1 for details.
IN, IN
3, 4
I (differential)
Differential input clock: Input stage is sensitive and has a wide common-mode range.
Therefore, almost any type of differential signal can drive this input (LVPECL, LVDS,
CML, HSTL). Because the input is high-impedance, it is recommended to terminate the
PCB transmission line before the input (e.g., with 100
Ω across input). Input can also be
driven by single-ended signal if the complementary input is tied to VBB. A
more-advanced scheme for single-ended signals is given in the Application Information
section near the end of this document.
The inputs employ an ESD structure protecting the inputs in case of an input voltage
exceeding the rails by more than ~0.7 V. Reverse biasing of the IC through these inputs
is possible and must be prevented by limiting the input voltage < VDD.
S[2:0]
18, 19, 24
I
Select mode of operation: Defines the output configuration of Y[3:0]. Each terminal
(with 60-k
Ω pullup)
offers three different configurations: tied to GND (logic 0), external 60-k
Ω pulldown
resistor (pull to VDD/2), or left floating (logic 1); see Table 1 for details.
VBB
6
O
Bias voltage output to be used to bias unused complementary input IN for single-ended
input signals.
The output voltage of VBB is VDD – 1.3 V. When driving a load, the output current drive
is limited to about 1.5 mA.
VSS
7
Supply
Device ground
VDDPECL
2, 5
Supply
Supply voltage LVPECL input + internal logic
VDD[2:0]
8, 11, 14,
Supply
LVPECL output supply voltage for output Y[2:0]. Each output can be disabled by pulling
17, 20, 23
the corresponding VDDx to GND.
CAUTION: In this mode, no voltage from outside may be forced, because internal
diodes could be forced in forward direction. Thus, it is recommended to disconnect the
output.
VDD3
13
Supply
Supply voltage LVCMOS output. The LVCMOS output can be disabled by pulling VDD3
to GND.
CAUTION: In this mode, no voltage from outside may be forced because internal
diodes could be forced in a forward direction. Thus, it is recommended to leave Y3
unconnected, tied to GND, or terminated into GND.
Y[2:0]
9, 15, 21
O (LVPECL)
LVPECL clock outputs. These outputs provide low-skew copies of IN or down-divided
Y[2:0]
10, 16, 22
copies of clock IN based on selected mode of operation S[2:0]. If an output is unused,
the output can simply be left open to save power and minimize noise impact to the
remaining outputs.
Y3
12
O
LVCMOS clock output. This output provides copy of IN or down-divided copy of clock IN
based on selected mode of operation S[2:0]. Also, this output can be disabled when
VDD3 becomes tied to GND.
The CDCM1804 has three control terminals (S0, S1, and S2) and an enable terminal (EN) to select different
output mode settings. All four inputs (S0, S1, S2, and EN) are 3-level inputs offering 54 different combinations. In
addition, the EN input allows the disabling of all outputs and forcing them into a high-z (or 3-state) output state
when pulled to GND.
Each control input incorporates a 60-k
Ω pullup resistor. Thus, it is easy to choose the input setting by designing
a resistor pad between the control input and GND. To choose a logic zero, the resistor value must be zero.
Setting the input high requires leaving the resistor pad empty (no resistor installed). For setting the input to
VDD/2, the installed resistor must be a 60-kΩ pulldown to GND with a 10% tolerance or better.
3


Podobny numer części - CDCM1804_17

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM1804RGER TI-CDCM1804RGER Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGERG4 TI-CDCM1804RGERG4 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGET TI-CDCM1804RGET Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGETG4 TI-CDCM1804RGETG4 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RTHR TI-CDCM1804RTHR Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
More results

Podobny opis - CDCM1804_17

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1802 TI-CDCM1802 Datasheet
695Kb / 22P
[Old version datasheet]   CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT
CDCM1802 TI1-CDCM1802_15 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803 TI1-CDCP1803_13 Datasheet
932Kb / 25P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER
logo
Motorola, Inc
MC100ES6226 MOTOROLA-MC100ES6226 Datasheet
282Kb / 12P
   2.5/3.3V Differential LVPECL 1:9 Clock Distribution Buffer and Clock Divider
logo
Integrated Device Techn...
8T73S208A-01 IDT-8T73S208A-01_16 Datasheet
438Kb / 24P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
logo
Renesas Technology Corp
8T73S208A-01 RENESAS-8T73S208A-01 Datasheet
878Kb / 25P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
05/20/16
logo
Integrated Device Techn...
IDT8T73S208I IDT-IDT8T73S208I Datasheet
1Mb / 22P
   2.5V, 3.3V Differential LVPECL Clock Divider and Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com