5

TPA3110D2

www.ti.com

SLOS528F – JULY 2009 – REVISED APRIL 2017

Product Folder Links: TPA3110D2

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated

Table 1. Pin Functions (continued)

PIN

TYPE

DESCRIPTION

NO.

NAME

15

PVCCR

P

Power supply for right channel H-bridge. Right channel and left channel power supply inputs are

connect internally.

16

PVCCR

P

Power supply for right channel H-bridge. Right channel and left channel power supply inputs are

connect internally.

17

BSPR

I

Bootstrap I/O for right channel, positive high-side FET.

18

OUTPR

O

Class-D H-bridge positive output for right channel.

19

PGND

—

Power ground for the H-bridges.

20

OUTNR

O

Class-D H-bridge negative output for right channel.

21

BSNR

I

Bootstrap I/O for right channel, negative high-side FET.

22

BSNL

I

Bootstrap I/O for left channel, negative high-side FET.

23

OUTNL

O

Class-D H-bridge negative output for left channel.

24

PGND

—

Power ground for the H-bridges.

25

OUTPL

O

Class-D H-bridge positive output for left channel.

26

BSPL

I

Bootstrap I/O for left channel, positive high-side FET.

27

PVCCL

P

Power supply for left channel H-bridge. Right channel and left channel power supply inputs are

connect internally.

28

PVCCL

P

Power supply for left channel H-bridge. Right channel and left channel power supply inputs are

connect internally.

(1)

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended

Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100-kΩ resister in series

with the pins.

(3)

The TPA3110D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected

to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection

shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1)

MIN

MAX

UNIT

Supply voltage

AVCC, PVCC

–0.3 V

30 V

V

Interface pin voltage

–0.3 V

0.3 V

V

< 10

V/ms

PLIMIT

–0.3

GVDD +

0.3

V

RINN, RINP, LINN, LINP

–0.3

6.3

V

Continuous total power dissipation

See Thermal

Information

Minimum Load Resistance

BTL: PVCC > 15 V

4.8

BTL: PVCC

≤ 15 V

3.2

PBTL

3.2

Operating free-air temperature

–40

85

°C

–40

150

°C

Storage temperature

–65

150

°C