A

Y

1

3

Copyright © 2017, Texas Instruments Incorporated

A

Y

2

4

Copyright © 2017, Texas Instruments Incorporated

Product

Folder

Order

Now

Technical

Documents

Tools &

Software

Support &

Community

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION

DATA.

SN74AUP1G14

SCES578J – JUNE 2003 – REVISED SEPTEMBER 2017

SN74AUP1G14 Low-Power Single Schmitt-Trigger Inverter

1

1 Features

1

•

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

•

ESD Performance Tested Per JESD 22

–

2000-V Human-Body Model

(A114-B, Class II)

–

1000-V Charged-Device Model (C101)

•

Low Static-Power Consumption

•

Low Dynamic-Power Consumption

•

•

Low Noise – Overshoot and Undershoot

•

•

Includes Schmitt-Trigger Inputs

•

•

Optimized for 3.3-V Operation

•

3.6-V I/O Tolerant to Support Mixed-Mode Signal

Operation

•

2 Applications

•

AV Receivers

•

Smartphones

•

Blu-ray Players and Home Theaters

•

DVD Recorders and Players

•

Desktop or Notebook PCs

•

Embedded PCs

•

GPS: Personal Navigation Devices

•

Mobile Internet Devices

•

Portable Media Players

•

Smoke Detectors

•

Solid State Drive (SSD): Enterprise

•

High-Definition (HDTV)

•

Tablets: Enterprise

•

Audio Docks: Portable

•

DVR and DVS

3 Description

The AUP family is TI's premier solution to the

industry's

low

power

needs

in

battery-powered

portable applications. This family assures a very low

static and dynamic power consumption across the

increased battery life. This product also maintains

excellent signal integrity (see AUP – The Lowest-

Power Family and Excellent Signal Integrity).

This device functions as an independent gate with

Schmitt-trigger inputs, which allows for slow input

transition and better switching-noise immunity at the

input.

This device is fully specified for partial-power-down

outputs when the device is powered down. This

inhibits current backflow into the device which

prevents damage to the device.

Device Information(1)

PART NUMBER

PACKAGE

BODY SIZE (NOM)

SN74AUP1G14DBV

SOT-23 (5)

2.90 mm x 1.60 mm

SN74AUP1G14DCK

SC70 (5)

2.00 mm x 1.25 mm

SN74AUP1G14DRL

SOT (5)

1.60 mm x 1.20 mm

SN74AUP1G14DRY

SON (6)

1.45 mm x 1.00 mm

SN74AUP1G14DSF

SON (6)

1.00 mm x 1.00 mm

SN74AUP1G14DPW(2)

X2SON (5)

0.80 mm x 0.80 mm

SN74AUP1G14YFP

DSBGA (4)

0.76 mm x 0.76 mm

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

(2) Package preview only

Logic Diagram (Positive Logic)

(DBV, DCK, DRL, DRY, DSF, DPW, and YZP

Packages)

Logic Diagram (Positive Logic)

(YFP Package)