 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
AD9681BBCZRL7-125 Arkusz danych(PDF) 1 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD9681BBCZRL7-125 Arkusz danych(HTML) 1 Page - Analog Devices |
|
|
1 / 41 page  Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter Data Sheet AD9681 Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013–2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES Low power 8 ADC channels integrated into 1 package 110 mW per channel at 125 MSPS with scalable power options SNR: 74 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist) DNL: ±0.8 LSB (typical); INL: ±1.2 LSB (typical) Crosstalk, worst adjacent channel, 70 MHz, −1 dBFS: −83 dB typical Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 650 MHz full power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Flexible bit orientation Built-in and custom digital test pattern generation Programmable clock and data alignment Power-down and standby modes APPLICATIONS Medical imaging Communications receivers Multichannel data acquisition GENERAL DESCRIPTION The AD9681 is an octal, 14-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit that is designed for low cost, low power, small size, and ease of use. The device operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and an LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The AD9681 automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. Data clock outputs (DCO±1, DCO±2) for capturing data on the output and frame clock outputs (FCO±1, FCO±2) for signaling a new output byte are provided. Individual channel power-down is supported, and the device typically consumes less than 2 mW when all channels are disabled. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM 14 PIPELINE ADC DIGITAL SERIALIZER VIN–A1 VIN+A1 14 PIPELINE ADC DIGITAL SERIALIZER VIN–A2 VIN+A2 FCO–1, FCO–2 FCO+1, FCO+2 DCO–1, DCO–2 DCO+1, DCO+2 D1–D2 D1+D2 14 PIPELINE ADC DIGITAL SERIALIZER VIN–D1 VIN+D1 14 PIPELINE ADC DIGITAL SERIALIZER VIN–D2 VIN+D2 AVDD PDWN DRVDD SENSE GND VREF REF SELECT 1V VCM1, VCM2 CLOCK MANAGEMENT SERIAL PORT INTERFACE AD9681 SERIAL LVDS D0–D1 D0+D1 SERIAL LVDS D1–D1 D1+D1 SERIAL LVDS D0–D2 D0+D2 SERIAL LVDS SERIAL LVDS D0–A1 D0+A1 SERIAL LVDS D1–A1 D1+A1 SERIAL LVDS D0–A2 D0+A2 SERIAL LVDS D1–A2 D1+A2 Figure 1. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). The AD9681 is available in an RoHS-compliant, 144-ball CSP-BGA. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent. PRODUCT HIGHLIGHTS 1. Small Footprint. Eight ADCs are contained in a small, 10 mm × 10 mm package. 2. Low Power. The device dissipates 110 mW per channel at 125 MSPS with scalable power options. 3. Ease of Use. Data clock outputs (DCO±1, DCO±2) operate at frequencies of up to 500 MHz and support double data rate (DDR) operation. 4. User Flexibility. SPI control offers a wide range of flexible features to meet specific system requirements. |
Podobny numer części - AD9681BBCZRL7-125 |
|
Podobny opis - AD9681BBCZRL7-125 |
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
