AD9600BCPZ-105 datasheet(10/73 Pages) AD

Numer części	AD9600BCPZ-105

Szczegółowy opis	1.8 V Dual Analog-to-Digital Converter

Download	73 Pages

Scroll/Zoom	100%

Producent	AD [Analog Devices]

Strona internetowa	http://www.analog.com

Logo

10 / 73 page

AD9600

Rev. B | Page 9 of 72

SWITCHING SPECIFICATIONS

AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, −1.0 dBFS differential input, 1.0 V internal reference, DCS

enabled, unless otherwise noted.

Table 4.

Parameter

Temp

AD9600ABCPZ-105/

AD9600BCPZ-105

AD9600ABCPZ-125/

AD9600BCPZ-125

AD9600ABCPZ-150/

AD9600BCPZ-150

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

CLOCK INPUT PARAMETERS

Input Clock Rate

Full

625

MHz

Conversion Rate

DCS Enabled

Full

20

105

20

125

20

150

MSPS

DCS Disabled

Full

10

105

10

125

10

150

MSPS

CLK Period (tCLK)

Full

9.5

8

6.66

ns

CLK Pulse Width High

Divide-by-1 Mode,

DCS Enabled

Full

2.85

4.75

6.65

2.4

4

5.6

2.0

3.33

4.66

ns

Divide-by-1 Mode,

DCS Disabled

Full

4.28

4.75

5.23

3.6

4

4.4

3.0

3.33

3.66

ns

Divide-by-2 Mode,

DCS Enabled

Full

1.6

ns

Divide-by-3 Through Divide-

by-8 Modes, DCS Enabled

Full

0.8

ns

DATA OUTPUT PARAMETERS

CMOS Mode—DRVDD = 3.3 V

Data Propagation Delay (tPD)1

Full

2.2

4.5

6.4

2.2

4.5

6.4

2.2

4.5

6.4

ns

DCO Propagation Delay (tDCO)

Full

3.8

5.0

6.8

3.8

5.0

6.8

3.8

5.0

6.8

ns

Setup Time (tS)

Full

5.25

4.5

3.83

ns

Hold Time (tH)

Full

4.25

3.5

2.83

ns

CMOS Mode—DRVDD = 1.8 V

Data Propagation Delay (tPD)1

Full

2.4

5.2

6.9

2.4

5.2

6.9

2.4

5.2

6.9

ns

DCO Propagation Delay (tDCO)

Full

4.0

5.6

7.3

4.0

5.6

7.3

4.0

5.6

7.3

ns

Setup Time (tS)

Full

5.25

4.5

3.83

ns

Hold Time (tH)

Full

4.25

3.5

2.83

ns

LVDS Mode—DRVDD = 1.8 V

Data Propagation Delay (tPD)1

Full

3.0

3.7

4.4

3.0

3.8

4.5

3.0

3.8

4.5

ns

DCO Propagation Delay (tDCO)

Full

5.2

6.4

7.6

5.0

6.2

7.4

4.8

5.9

7.3

ns

CMOS Mode Pipeline Delay

(Latency)

Full

12

Cycles

LVDS Mode Pipeline Delay

(Latency) Channel A/Channel B

Full

12/12.5

Cycles

Aperture Delay (tA)

Full

1.0

ns

Aperture Uncertainty (Jitter, tJ)

Full

0.1

ps rms

Wake-Up Time2

Full

350

μs

OUT-OF-RANGE RECOVERY TIME

Full

2

3

Cycles

1 Output propagation delay is measured from the CLK+ and CLK− pins 50% transition to the output data pins 50% transition, with 5 pF load.

2 Wake-up time is dependent on the value of the decoupling capacitors.

Podobny numer części - AD9600BCPZ-105

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	AD9600BCPZ-105	2Mb / 72P	10-Bit, 105 MSPS/125 MSPS/150 MSPS REV. B

More results

Podobny opis - AD9600BCPZ-105

Producent	Numer części	Arkusz danych	Szczegółowy opis
Analog Devices	AD9628	1Mb / 43P	1.8 V Dual Analog-to-Digital Converter
	AD9204	1Mb / 37P	1.8 V Dual Analog-to-Digital Converter
	AD9627	2Mb / 77P	1.8 V Dual Analog-to-Digital Converter
	AD9251	1Mb / 37P	1.8 V Dual Analog-to-Digital Converter
	AD9268	2Mb / 45P	1.8 V Dual Analog-to-Digital Converter (ADC)
	AD9608	1Mb / 41P	1.8 V Dual Analog-to-Digital Converter (ADC)
	AD9266	1Mb / 33P	1.8 V Analog-to-Digital Converter
	AD9634	1Mb / 31P	1.8 V Analog-to-Digital Converter
	AD9601	972Kb / 33P	1.8 V Analog-to-Digital Converter
	AD9211	1Mb / 29P	1.8 V Analog-to-Digital Converter

More results

AD9600BCPZ-105 Arkusz danych(PDF) 10 Page - Analog Devices

AD9600BCPZ-105 Arkusz danych(HTML) 10 Page - Analog Devices

Podobny numer części - AD9600BCPZ-105

Podobny opis - AD9600BCPZ-105

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Arkusz danych Pobierz

Link URL