 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
AD1937WBSTZ-RL Arkusz danych(PDF) 9 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD1937WBSTZ-RL Arkusz danych(HTML) 9 Page - Analog Devices |
|
|
9 / 37 page  AD1937 Rev. B | Page 8 of 36 TIMING SPECIFICATIONS −40°C < TC < +125°C, DVDD = 3.3 V ± 10%. Table 8. Parameter Condition Comments Min Max Unit INPUT MASTER CLOCK (MCLK) AND RESET tMH MCLK duty cycle DAC/ADC clock source = PLL clock @ 256 fS, 384 fS, 512 fS, and 768 fS 40 60 % tMH DAC/ADC clock source = direct MCLK @ 512 fS (bypass on-chip PLL) 40 60 % fMCLK MCLK frequency PLL mode, 256 fS reference 6.9 13.8 MHz fMCLK Direct 512 fS mode 27.6 MHz tPDR Low 15 ns tPDRR Recovery Reset to active output 4096 tMCLK PLL Lock Time MCLK or LRCLK 10 ms 256 fS VCO Clock, Output Duty Cycle, MCLKO/MCLKXO Pin 40 60 % I2C See Figure 13 and Figure 14 fSCL SCL clock frequency 400 kHz tSCLL SCL low 1.3 μs tSCLH SCL high 0.6 μs tSCS Setup time (start condition) Relevent for repeated start condition 0.6 μs tSCH Hold time (start condition) First clock generated after this period 0.6 μs tSSH Setup time (stop condition) 0.6 μs tDS Data setup time 100 ns tSR SDA and SCL rise time 300 ns tSF SDA and SCL fall time 300 ns tBFT Bus-free time Between stop and start 1.3 μs DAC SERIAL PORT See Figure 2 tDBH DBCLK high Slave mode 10 ns tDBL DBCLK low Slave mode 10 ns tDLS DLRCLK setup To DBCLK rising, slave mode 10 ns DLRCLK skew From DBCLK falling, master mode −8 +8 ns tDLH DLRCLK hold From DBCLK rising, slave mode 5 ns tDDS DSDATA setup To DBCLK rising 10 ns tDDH DSDATA hold From DBCLK rising 5 ns ADC SERIAL PORT See Figure 3 tABH ABCLK high Slave mode 10 ns tABL ABCLK low Slave mode 10 ns tALS ALRCLK setup To ABCLK rising, slave mode 10 ns ALRCLK skew From ABCLK falling, master mode −8 +8 ns tALH ALRCLK hold From ABCLK rising, slave mode 5 ns tABDD ASDATA delay From ABCLK falling, any mode 18 ns AUXILIARY INTERFACE tAXDS AAUXDATA setup To AUXBCLK rising 10 ns tAXDH AAUXDATA hold From AUXBCLK rising 5 ns tDXDD DAUXDATA delay From AUXBCLK falling 18 ns tXBH AUXBCLK high 10 ns tXBL AUXBCLK low 10 ns tDLS AUXLRCLK setup To AUXBCLK rising 10 ns tDLH AUXLRCLK hold From AUXBCLK rising 5 ns |
Podobny numer części - AD1937WBSTZ-RL |
|
Podobny opis - AD1937WBSTZ-RL |
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
