Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7679ASTZRL Arkusz danych(PDF) 10 Page - Analog Devices

Numer części AD7679ASTZRL
Szczegółowy opis  18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7679ASTZRL Arkusz danych(HTML) 10 Page - Analog Devices

Back Button AD7679ASTZRL Datasheet HTML 6Page - Analog Devices AD7679ASTZRL Datasheet HTML 7Page - Analog Devices AD7679ASTZRL Datasheet HTML 8Page - Analog Devices AD7679ASTZRL Datasheet HTML 9Page - Analog Devices AD7679ASTZRL Datasheet HTML 10Page - Analog Devices AD7679ASTZRL Datasheet HTML 11Page - Analog Devices AD7679ASTZRL Datasheet HTML 12Page - Analog Devices AD7679ASTZRL Datasheet HTML 13Page - Analog Devices AD7679ASTZRL Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
AD7679
Rev. A | Page 9 of 28
Pin No.
Mnemonic
Type1
Description
13
D6
or EXT/INT
DI/O
In all modes except MODE = 3, this output is used as Bit 6 of the parallel port data output bus.
When MODE = 3 (serial mode), this input, part of the serial port, is used as a digital select input for
choosing the internal data clock or an external data clock. With EXT/INT tied LOW, the internal clock is
selected on the SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an
external clock signal connected to the SCLK input.
14
D7
or INVSYNC
DI/O
In all modes except MODE = 3, this output is used as Bit 7 of the parallel port data output bus.
When MODE = 3 (serial mode), this input, part of the serial port, is used to select the active state of the
SYNC signal. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15
D8
or INVSCLK
DI/O
In all modes except MODE = 3, this output is used as Bit 8 of the parallel port data output bus.
When MODE = 3 (serial mode), this input, part of the serial port, is used to invert the SCLK signal. It is
active in both master and slave mode.
16
D9
or RDC/SDIN
DI/O
In all modes except MODE = 3, this output is used as Bit 9 of the parallel port data output bus.
When MODE = 3 (serial mode), this input, part of the serial port, is used as either an external data
input or a read mode selection input depending on the state of EXT/INT. When EXT/ INT is HIGH,
RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs
onto a single SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 18 SCLK
periods after the initiation of the read sequence. When EXT/INT is LOW, RDC/SDIN is used to select the
read mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN
is LOW, the data can be output on SDOUT only when the conversion is complete.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Output Interface Digital Power. Nominally at the same supply as the host interface (5 V or 3 V). Should
not exceed DVDD by more than 0.3 V.
19
DVDD
P
Digital Power. Nominally at 5 V.
20
DGND
P
Digital Power Ground.
21
D10
or SDOUT
DO
In all modes except MODE = 3, this output is used as Bit 10 of the parallel port data output bus.
When MODE = 3 (serial mode), this output, part of the serial port, is used as a serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7679 provides the
conversion result, MSB first, from its internal shift register. The data format is determined by the logic
level of OB/2C. In serial mode when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In serial
mode when EXT/INT is HIGH and INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and is
valid on the next falling edge; if INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and is
valid on the next rising edge.
22
D11
or SCLK
DI/O
In all modes except MODE = 3, this output is used as Bit 11 of the parallel port data output bus.
When MODE = 3 (serial mode), this pin, part of the serial port, is used as a serial data clock input or
output, dependent upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends upon the logic state of the INVSCLK pin.
23
D12
or SYNC
DO
In all modes except MODE = 3, this output is used as Bit 12 of the parallel port data output bus.
When MODE = 3 (serial mode), this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = Logic LOW). When a read sequence is
initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is valid.
When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while
SDOUT output is valid.
24
D13
or RDERROR
DO
In all modes except MODE = 3, this output is used as Bit 13 of the parallel port data output bus.
In MODE = 3 (serial mode) and when EXT/ INT is HIGH, this output, part of the serial port, is used as an
incomplete read error flag. In slave mode, when a data read is started and not complete when the
following conversion is complete, the current data is lost and RDERROR is pulsed high.
25–28
D[14:17]
DO
Bit 14 to Bit 17 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the
interface mode.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started. Remains HIGH until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be
used as a data ready clock signal.
30
DGND
P
Must Be Tied to Digital Ground.
31
RD
DI
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS is
also used to gate the external clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, reset the AD7679. Current conversion, if any, is aborted. If not
used, this pin could be tied to DGND.


Podobny numer części - AD7679ASTZRL

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7679ASTZ AD-AD7679ASTZ Datasheet
620Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. A
More results

Podobny opis - AD7679ASTZRL

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7679ASTZ AD-AD7679ASTZ Datasheet
620Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. A
AD7679 AD-AD7679_15 Datasheet
620Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. A
AD7679 AD-AD7679 Datasheet
556Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. 0
AD7674 AD-AD7674_15 Datasheet
1,012Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. A
AD7674ACP AD-AD7674ACP Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7674 AD-AD7674_17 Datasheet
587Kb / 29P
   18-Bit, 2.5 LSB INL, 800 kSPS, SAR ADC
AD7674 AD-AD7674 Datasheet
1Mb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. 0
AD7678 AD-AD7678_15 Datasheet
362Kb / 28P
   18-Bit, 2.5 LSB INL, 100 kSPS SAR ADC
REV. A
AD7678 AD-AD7678 Datasheet
437Kb / 29P
   18-Bit, 2.5 LSB INL, 100 kSPS SAR ADC
AD7674AST AD-AD7674AST Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com