Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7450BRZ Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD7450BRZ
Szczegółowy opis  Differential Input, 1 MSPS 12-Bit ADC
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7450BRZ Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD7450BRZ Datasheet HTML 7Page - Analog Devices AD7450BRZ Datasheet HTML 8Page - Analog Devices AD7450BRZ Datasheet HTML 9Page - Analog Devices AD7450BRZ Datasheet HTML 10Page - Analog Devices AD7450BRZ Datasheet HTML 11Page - Analog Devices AD7450BRZ Datasheet HTML 12Page - Analog Devices AD7450BRZ Datasheet HTML 13Page - Analog Devices AD7450BRZ Datasheet HTML 14Page - Analog Devices AD7450BRZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
–10–
AD7450
CIRCUIT INFORMATION
The AD7450 is a fast, low power, single-supply, 12-bit successive
approximation analog-to-digital converter (ADC). It can operate
with a 5 V and 3 V power supply and is capable of throughput
rates up to 1 MSPS and 833 kSPS when supplied with an
18 MHz or 15 MHz clock, respectively. This part requires an
external reference to be applied to the VREF pin, with the value
of the reference chosen depending on the power supply and
what suits the application.
When operated with a 5 V supply, the maximum reference that
can be applied to the part is 3.5 V, and when operated with a 3 V
supply, the maximum reference that can be applied to the part
is 2.2 V. (See the References section.)
The AD7450 has an on-chip differential track-and-hold amplifier,
a successive approximation (SAR) ADC, and a serial interface that
is housed in either an 8-lead SOIC or
µSOIC package. The serial
clock input accesses data from the part and also provides the
clock source for the successive approximation ADC. The AD7450
features a power-down option for reduced power consumption
between conversions. The power-down feature is implemented
across the standard serial interface as described in the Modes of
Operation section.
CONVERTER OPERATION
The AD7450 is a successive approximation ADC based on two
capacitive DACs. Figures 3 and 4 show simplified schematics of
the ADC in acquisition and conversion phase, respectively. The
ADC is comprised of control logic, a SAR, and two capacitive
DACs. In Figure 3 (the acquisition phase), SW3 is closed and
SW1 and SW2 are in Position A, the comparator is held in a
balanced condition, and the sampling capacitor arrays acquire
the differential signal on the input.
CAPACITIVE
DAC
VIN+
VIN–
B
B
A
A
SW1
SW2
SW3
CS
CS
+
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
Figure 3. ADC Acquisition Phase
When the ADC starts a conversion (Figure 4), SW3 will open and
SW1 and SW2 will move to Position B, causing the comparator to
become unbalanced. Both inputs are disconnected once the con-
version begins. The control logic and the charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator back
into a balanced condition. When the comparator is rebalanced,
the conversion is complete. The control logic generates the ADC’s
output code. The output impedances of the sources driving the
VIN+ and VIN– pins must be matched; otherwise, the two inputs
will have different settling times, resulting in errors.
CAPACITIVE
DAC
VIN+
VIN–
B
B
A
A
SW1
SW2
SW3
CS
CS
+
COMPARATOR
CAPACITIVE
DAC
CONTROL
LOGIC
Figure 4. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7450 is two’s complement. The
designed code transitions occur at successive LSB values (i.e.,
1 LSB, 2 LSB, and so on), and the LSB size is 2
VREF / 4096.
The ideal transfer characteristic of the AD7450 is shown in Figure 5.
ANALOG INPUT
(VIN+ – VIN–)
100...000
100...001
100...010
111...111
000...000
000...001
011...110
011...111
1LSB = 2
VREF/4096
–VREF + 1LSB
0LSB
+VREF – 1LSB
Figure 5. Ideal Transfer Characteristics
TYPICAL CONNECTION DIAGRAM
Figure 6 shows a typical connection diagram for the AD7450
for both 5 V and 3 V supplies. In this setup, the GND pin is
connected to the analog ground plane of the system. The VREF
pin is connected to either a 2.5 V or a 1.25 V decoupled reference
source, depending on the power supply, to set up the analog
input range. The common-mode voltage has to be set up exter-
nally and is the value that the two inputs are centered on. For
more details on driving the differential inputs and setting up the
common mode, see the Driving Differential Inputs section.
The conversion result for the ADC is output in a 16-bit word
consisting of four leading zeros followed by the MSB of the
12-bit result. For applications where power consumption is of
concern, the power-down mode should be used between
conversions, or bursts of several conversions, to improve power
performance. See Modes of Operation section.
Rev. A


Podobny numer części - AD7450BRZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7450BRZ AD-AD7450BRZ Datasheet
435Kb / 22P
   Differential Input, 1 MSPS 12-Bit ADC in SOIC-8 and SO-8
REV. A
AD7450BRZ AD-AD7450BRZ Datasheet
435Kb / 22P
   Differential Input, 1 MSPS ADC in SOIC-8 and SO-8
REV. A
More results

Podobny opis - AD7450BRZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7265 AD-AD7265 Datasheet
706Kb / 16P
   Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrA
logo
Microchip Technology
MCP33151D-XX MICROCHIP-MCP33151D-XX Datasheet
3Mb / 66P
   1 Msps/500 kSPS, 14/12-Bit Differential Input SAR ADC
05/14/19
logo
Analog Devices
AD7356 AD-AD7356 Datasheet
191Kb / 18P
   Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC
Rev. PrC
logo
Microchip Technology
MCP33131D MICROCHIP-MCP33131D Datasheet
3Mb / 59P
   1 Msps/500 kSPS 16/14/12-Bit Differential Input SAR ADC
08/15/18
logo
Analog Devices
AD7952 AD-AD7952 Datasheet
868Kb / 32P
   14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC
REV. 0
AD7265 AD-AD7265_17 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
AD7265 AD-AD7265_15 Datasheet
812Kb / 29P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265BCPZ AD-AD7265BCPZ Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7450 AD-AD7450_15 Datasheet
435Kb / 22P
   Differential Input, 1 MSPS 12-Bit ADC in SOIC-8 and SO-8
REV. A
AD7450BRZ AD-AD7450BRZ Datasheet
435Kb / 22P
   Differential Input, 1 MSPS 12-Bit ADC in SOIC-8 and SO-8
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com