Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7490BCPZ-REEL7 Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD7490BCPZ-REEL7
Szczegółowy opis  16-Channel, 1 MSPS, 12-Bit ADC
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7490BCPZ-REEL7 Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD7490BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 10Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 11Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 12Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 13Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 14Page - Analog Devices AD7490BCPZ-REEL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 29 page
background image
AD7490
Data Sheet
Rev. D | Page 10 of 28
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The end-
points of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This is the deviation of the first code transition (00 … 000) to
(00 … 001) from the ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111 … 110) to
(111 … 111) from the ideal (that is, REFIN − 1 LSB) after the
offset error has been adjusted out.
Gain Error Match
This is the difference in gain error between any two channels.
Zero Code Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with −REFIN
to +REFIN biased about the REFIN point. It is the deviation of the
midscale transition (all 0s to all 1s) from the ideal VIN voltage,
that is, REFIN − 1 LSB.
Zero Code Error Match
This is the difference in zero code error between any two
channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular the 2 × REFIN input range with −REFIN to
+REFIN biased about the REFIN point. It is the deviation of the
last code transition (011 … 110) to (011 … 111) from the ideal
(that is, +REFIN − 1 LSB) after the zero code error has been
adjusted out.
Positive Gain Error Match
This is the difference in positive gain error between any two
channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with −REFIN
to +REFIN biased about the REFIN point. It is the deviation of the
first code transition (100 … 000) to (100 … 001) from the ideal
(that is, −REFIN + 1 LSB) after the zero code error has been
adjusted out.
Negative Gain Error Match
This is the difference in negative gain error between any two
channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale 400 kHz sine wave signal to all 15 nonselected input
channels and determining how much that signal is attenuated in
the selected channel with a 50 kHz signal. This specification is
the worst case across all 16 channels for the AD7490.
PSR (Power Supply Rejection)
Variations in power supply affect the full scale transition, but
not the converter linearity. Power supply rejection is the
maximum change in the full-scale transition point due to a
change in power supply voltage from the nominal value. (see
the Typical Performance Characteristics section).
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track on the 14th
SCLK falling edge. Track-and-hold acquisition time is the
minimum time required for the track-and-hold amplifier to
remain in track mode for its output to reach and settle to within
±1 LSB of the applied input signal, given a step change to the
input signal.
Signal-to-(Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the
output of the analog-to-digital converter. The signal is the rms
amplitude of the fundamental. Noise is the sum of all nonfunda-
mental signals up to half the sampling frequency (fS/2), excluding
dc. The ratio is dependent on the number of quantization levels
in the digitization process; the more levels, the smaller the quan-
tization noise. The theoretical signal-to-(noise + distortion) ratio
for an ideal N-bit converter with a sine wave input is given by
Signal-to-(Noise + Distortion) (dB) = 6.02N + 1.76
Thus for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7490, it is defined as
( )
1
6
5
4
3
2
V
V
V
V
V
V
THD
2
2
2
2
2
log
20
dB
+
+
+
+
×
=
where V1 is the rms amplitude of the fundamental and V2, V3,
V4, V5, and V6 are the rms amplitudes of the second through the
sixth harmonics.


Podobny numer części - AD7490BCPZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7490BCPZ-REEL7 AD-AD7490BCPZ-REEL7 Datasheet
673Kb / 28P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
More results

Podobny opis - AD7490BCPZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
ams AG
AS1542 AMSCO-AS1542 Datasheet
78Kb / 2P
   16-Channel, 1 Msps, 12-Bit ADC with Sequencer
logo
Texas Instruments
ADS8028 TI-ADS8028 Datasheet
904Kb / 34P
[Old version datasheet]   12-Bit, 1-MSPS, 8-Channel, SAR ADC
logo
Analog Devices
AD7671 AD-AD7671_15 Datasheet
675Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. C
AD7671ASTZ AD-AD7671ASTZ Datasheet
675Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. C
AD7671 AD-AD7671 Datasheet
590Kb / 25P
   16-Bit, 1 MSPS CMOS ADC
AD7671ASTRL AD-AD7671ASTRL Datasheet
335Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. B
AD7450 AD-AD7450_17 Datasheet
500Kb / 23P
   Differential Input, 1 MSPS 12-Bit ADC
AD7490 AD-AD7490_12 Datasheet
673Kb / 28P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
AD7490 AD-AD7490_15 Datasheet
950Kb / 29P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
AD7490 AD-AD7490 Datasheet
2Mb / 24P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com