Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7677AST Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD7677AST
Szczegółowy opis  16-Bit, 1 LSB INL, 1 MSPS Differential ADC
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7677AST Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD7677AST Datasheet HTML 4Page - Analog Devices AD7677AST Datasheet HTML 5Page - Analog Devices AD7677AST Datasheet HTML 6Page - Analog Devices AD7677AST Datasheet HTML 7Page - Analog Devices AD7677AST Datasheet HTML 8Page - Analog Devices AD7677AST Datasheet HTML 9Page - Analog Devices AD7677AST Datasheet HTML 10Page - Analog Devices AD7677AST Datasheet HTML 11Page - Analog Devices AD7677AST Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
REV. A
AD7677
–7–
PIN FUNCTION DESCRIPTIONS (continued)
Pin
No.
Mnemonic
Type
Description
19
DVDD
P
Digital Power. Nominally at 5 V.
20
DGND
P
Digital Power Ground
21
DATA[8]
DO
When SER/
PAR is LOW, this output is used as the Bit 8 of the Parallel Port Data Output Bus.
or SDOUT
When SER/
PAR is HIGH, this output, part of the serial port, is used as a serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7677
provides the conversion result, MSB first, from its internal shift register. The DATA format is
determined by the logic level of OB/
2C. In serial mode, when EXT/INT is LOW, SDOUT
is valid on both edges of SCLK. In serial mode, when EXT/
INT is HIGH: If INVSCLK is
LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge. If INVSCLK
is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising edge.
22
DATA[9]
DI/O
When SER/
PAR is LOW, this output is used as the Bit 9 of the Parallel Port Data Output Bus.
or SCLK
When SER/
PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input
or output, dependent upon the logic state of the EXT/
INT pin. The active edge where the
data SDOUT is updated depends upon the logic state of the INVSCLK pin.
23
DATA[10]
DO
When SER/
PAR is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus.
or SYNC
When SER/
PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/
INT = Logic LOW). When a read
sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH
while SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH,
SYNC is driven LOW and remains LOW while SDOUT output is valid.
24
DATA[11]
DO
When SER/
PAR is LOW, this output is used as the Bit 11 of the Parallel Port Data Output Bus.
or RDERROR
When SER/
PAR is HIGH and EXT/INT is HIGH, this output, part of the serial port, is used
as an incomplete read error flag. In slave mode, when a data read is started and not complete
when the following conversion is complete, the current data is lost and RDERROR is pulsed high.
25–28
DATA[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regard-
less of the state of SER/
PAR.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the
conversion is complete and the data is latched into the on-chip shift register. The falling edge
of BUSY could be used as a data ready clock signal.
30
DGND
P
Must be tied to digital ground.
31
RD
DI
Read Data. When
CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When
CS and RD are both LOW, the interface parallel or serial output bus is
enabled.
CS is also used to gate the external serial clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, reset the AD7677. Current conversion if any is aborted.
34
PD
DI
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conver-
sions are inhibited after the current one is completed.
35
CNVST
DI
Start Conversion. A falling edge on
CNVST puts the internal sample/hold into the hold state and
initiates a conversion. In impulse mode (IMPULSE HIGH and WARP LOW), if
CNVST is
held low when the acquisition phase
(t
8) is complete, the internal sample/hold is put into the
hold state and a conversion is immediately started.
36
AGND
P
Must be Tied to Analog Ground.
37
REF
AI
Reference Input Voltage
38
REFGND
AI
Reference Input Analog Ground
39
IN–
AI
Differential Negative Analog Input
43
IN+
AI
Differential Positive Analog Input
NOTES
AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power


Podobny numer części - AD7677AST

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7677AST AD-AD7677AST Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
AD7677ASTRL AD-AD7677ASTRL Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
More results

Podobny opis - AD7677AST

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7677 AD-AD7677 Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
AD7677 AD-AD7677_15 Datasheet
338Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS
REV. A
AD7676ASTZ AD-AD7676ASTZ Datasheet
348Kb / 20P
   16-Bit, 1,-1 LSB INL,500 kSPS, Differential ADC
REV. B
AD7676 AD-AD7676 Datasheet
321Kb / 20P
   16-Bit -1 LSB INL, 500 kSPS, Differential ADC
REV. 0
AD7676 AD-AD7676_17 Datasheet
389Kb / 21P
   16-Bit, 1 LSB INL
AD7621 AD-AD7621_17 Datasheet
468Kb / 33P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR ADC
AD7622BSTZ AD-AD7622BSTZ Datasheet
810Kb / 28P
   16-Bit, 1.5 LSB INL, 2 MSPS PulSAR ADC
REV. 0
AD7621 AD-AD7621 Datasheet
619Kb / 32P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR짰 ADC
REV. 0
AD7622 AD-AD7622_15 Datasheet
810Kb / 28P
   16-Bit, 1.5 LSB INL, 2 MSPS PulSAR
REV. 0
AD7622 AD-AD7622 Datasheet
589Kb / 29P
   1.5 LSB INL, 2 MSPS PulSAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com